

HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

IDT70V26S/L


LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 25/35/55ns (max.)
 - Industrial: 25ns (max.)
- Low-power operation
 - IDT70V26S
 - Active: 300mW (typ.) Standby: 3.3mW (typ.)
 - IDT70V26L
 - Active: 300mW (typ.) Standby: 660µW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility

- IDT70V26 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $M/\overline{S} = VIH$ for \overline{BUSY} output flag on Master $M/\overline{S} = VIL$ for \overline{BUSY} input on Slave
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3.3V (±0.3V) power supply
- Available in 84-pin PGA and PLCC
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



- 1. (MASTER): BUSY is output: (SLAVE): BUSY is input.
- 2. BUSY outputs are non-tri-stated push-pull.

JUNE 2018

Description

The IDT70V26 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V26 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-ormore word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by $\overline{\text{CE}}$ permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 300mW of power.

The IDT70V26 is packaged in a ceramic 84-pin PGA and 84-Pin PLCC.

Pin Configurations(1,2,3)



NOTES

- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground supply.
- Package body is approximately 1.15 in x 1.15 in x .17 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Configurations^(1,2,3) (con't.)

	07/21/03										
11	63	61	60	58	55	54	51	48	46	45	42
11	I/O7L	I/O5L	I/O4L	I/O ₂ L	I/OoL	ŌĒL	SEML	LBL	A12L	A11L	A8L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/O8L	I/O6L	I/O3L	I/O1L	ÜBL	CEL	A13L	A10L	A9L	A6L
	67	65		•	57	53	52			41	39
09	I/O11L	I/O9L			Vss	VDD	R/WL			A7L	A5L
	69	68					ļ	1		38	37
80	I/O13L	I/O12L								A4L	Азь
	72	71	73						33	35	34
)7	I/O15L	I/O14L	VDD		ı	DT70V26	BUSYL	A1L	AoL		
	75	70	74			G84-3 ⁽⁴	32	31	36		
06	I/O ₀ R	Vss	Vss			34-Pin Po Top View		Vss	M/S	A ₂ L	
	76	77	78			rop view	28	29	30		
)5	I/O1R	I/O2R	VDD			A1R	Aor	BUSY			
	79	80								26	27
)4	I/O3R	I/O4R								Азк	A2R
	81	83			7	11	12			23	25
03	I/O5R	I/O7R			Vss	Vss	SEMR			A11L 43 A9L 41 A7L 38 A4L 35 A1L 31 M/S 29 A0R 26 A3R 23 A6R 22 A7R 19 A10R K	A4R
	82	1	2	5	8	10	14	17	20	22	24
)2	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/W̄R	UB R	A12R	A9R	A7R	A5R
	84	3	4	6	9	15	13	16	18	19	21
01	I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	LB R	CER	A13R	A11R	A10R	A8R
1	Α Α	В	С	D	E	F	G	Н	J	K	L
/											2945 drw

NOTES:

- 1. All VDD pins must be connected to power supply.
- 2. All Vss pins must be connected to ground supply.
- Package body is approximately 1.12 in x 1.12 in x .16 in.
 This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
CEL	<u>CE</u> r	Chip Enable
R/\overline{W} L	R/W̄R	Read/Write Enable
ŌĒL	O Er	Output Enable
Aol - A13L	Aor - A13R	Address
I/Ool - I/O15L	I/Oor - I/O15R	Data Input/Output
SEML	<u>SEM</u> _R	Semaphore Enable
ŪB∟	UB R	Upper Byte Select
<u>∐B</u> ∟	<u>LB</u> R	Lower Byte Select
BUSYL	BUS Y _R	Busy Flag
M	/S	Master or Slave Select
V	DD	Power (3.3V)
V	SS	Ground (0V)

2945 tbl 01

Truth Table I — Non-Contention Read/Write Control

		Inpu	uts ⁽¹⁾			Out	puts	
ΖĒ	R/₩	ŌĒ	ŪB	ĽΒ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Х	Χ	Χ	Χ	Н	High-Z	High-Z	Deselected: Power-Down
Х	Х	Χ	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected: Power-Down
L	L	Χ	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Χ	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Χ	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATAout	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. AoL — A13L≠ AoR — A13R

Truth Table II — Semaphore Read/Write Control(1)

		Inpu	uts ⁽¹⁾			Out	puts	
CE	R/W	ŌĒ	ŪB	ĪΒ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Н	L	Х	Χ	L	DATAout	DATAout	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	DATAout	DATAout	Read Data in Semaphore Flag
Н	\uparrow	Χ	Χ	Χ	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
Х	↑	Χ	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Χ	L	Χ	L		_	Not Allowed
L	Х	Χ	Х	L	L	_	_	Not Allowed

NOTF:

1. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O15). These eight semaphores are addressed by Ao-A2.

2945 tbl 03

2945 tbl 02

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	۰C
Tstg	Storage Temperature	-65 to +150	°C
NuT	Junction Temperature	+150	۰C
Іоит	DC Output Current	50	mA

NOTES: 2945 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
 cause permanent damage to the device. This is a stress rating only and functional
 operation of the device at these or any other conditions above those indicated in
 the operational sections of this specification is not implied. Exposure to absolute
 maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed VDD + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 0.3V.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

- 1. This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	rade Ambient Temperature		V _{DD}
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3

2945 tbl 05

Recommended DC Operating

1. This is the parameter Ta. This is the "instant on" case temperature.

Conditions⁽²⁾ Symbol Parameter Unit Min. Typ. Max. ٧ V_{DD} Supply Voltage 3.0 3.3 3.6 ٧ Vss Ground 0 0 $V_{DD} + 0.3^{(2)}$ V_{IH} Input High Voltage 2.0 ٧ $-0.3^{(1)}$ V_{IL} Input Low Voltage 8.0 ٧

2945 tbl 06

- NOTES:
- VIL ≥ -1.5V for pulse width less than 10ns.
 VTERM must not exceed VDD + 0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

	113	<u> </u>					
			70V26S		70V	26L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	$V_{DD} = 3.6V$, $V_{IN} = 0V$ to V_{DD}	_	10	-	5	μΑ
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to VDD	_	10	ı	5	μΑ
Vol	Output Low Voltage	IOL = +4mA	_	0.4	-	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	-	2.4	_	٧

NOTE:

1. At $VDD \le 2.0V$, input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (VDD = 3.3V ± 0.3V)

·						6X25 m'l nd	70V2 Com'l		70V26X55 Com'l Only		
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Мах.	Unit
lcc	Dynamic Operating Current	CE = VIL, Outputs Disabled SEM = VIH	COM'L	S L	100 100	170 140	90 90	140 120	90 90	140 120	mA
	(Both Ports Active)	$f = f_{MAX}^{(3)}$	IND	S L	100 100	200 185	1 1		11		mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CER} = \overline{CEL} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = f_{MAX}^{(3)}$	COM'L	S L	14 12	30 24	12 10	30 24	12 10	30 24	mA
	Lever inputs)	II = IMAX [©]	IND	S L	14 12	60 50	1 1				mA
ISB2	(One Port - TTL	CE"A" = VIL and CE"B" = VIH ⁽⁵⁾ Active Port Outputs Disabled, f=fMAX ⁽³⁾	COM'L	S L	50 50	95 85	45 45	87 75	45 45	87 75	mA
	Level Inputs)	$\frac{ \mathbf{E} \mathbf{MAX}^{(G)}}{\mathbf{SEMR}} = \frac{\mathbf{SEM}}{\mathbf{SEML}} = \mathbf{VIH}$	IND	S L	50 50	130 105	1 1			m'l Only 2) Max. 140 120 30 24 87 75 6	mA
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CEL and CER ≥ VDD - 0.2V, VIN ≥ VDD - 0.2V or	COM'L	S L	1.0 0.2	6 3	1.0 0.2	6 3	1.0 0.2		mA
	Civios Level inpuis)	$\frac{VIN \ge VDD - 0.2V}{VIN \le 0.2V, f = 0^{(4)}}$ $\frac{VIN \le 0.2V, f = 0^{(4)}}{SEMR} = \frac{SEML}{SEML} \ge VDD - 0.2V$	IND	S L	1.0 0.2	6 3	-				mA
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge VDD - 0.2V^{(5)}$	COM'L	S L	60 60	90 80	55 55	85 74	55 55		mA
	TOWOS Level Inputs)		IND	S L	60 60	125 90	_			_	mA

2945 tbl 09 NOTES:

- 'X' in part number indicates power rating (S or L)
- 2. VDD = 3.3V, TA = +25°C, and are not production tested. ICCDC = 80mA (Typ.)
- 3. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2945 tbl 10

Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

		Co	26X25 m'l Ind		6X35 Only	70V26X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	25	_	35	_	55	_	ns
taa	Address Access Time	_	25	_	35	_	55	ns
tace	Chip Enable Access Time ⁽³⁾	_	25	_	35	_	55	ns
tabe	Byte Enable Access Time ⁽³⁾	_	25	_	35	_	55	ns
taoe	Output Enable Access Time	_	15	_	20	_	30	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1,2)	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1,2)	_	15	_	20	_	25	ns
tpu	Chip Enable to Power Up Time (2)	0	_	0	_	0	_	ns
tpD	Chip Disable to Power Down Time ⁽²⁾	_	25	_	35	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15	_	ns
tsaa	Semaphore Address Access Time	_	35	_	45	_	65	ns


NOTES:

2945 tbl 11

- Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).
 This parameter is guaranteed by device characterization, but is not production tested.
 To access RAM,
 \(\overline{CE} = VIL \) and
 \(\overline{SEM} = VIH. \) To access semaphore,
 \(\overline{CE} = VIH \) and
 \(\overline{SEM} = VIL. \)


- 4. 'X' in part number indicates power rating (S or L).

Timing of Power-Up Power-Down



2945 tbl 12

Waveform of Read Cycles⁽⁵⁾



NOTES:

- 1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
- 2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
- 3. tbbb delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last taoe, tace, taa or tBDD.
- 5. $\overline{SEM} = VIH.$


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

		Co	26X25 m'l Ind		70V26X35 Com'l Only		6X55 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE			-					
twc	Write Cycle Time	25	_	35	_	55	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	20	_	30	_	45	_	ns
taw	Address Valid to End-of-Write	20	_	30	_	45		ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0		ns
twp	Write Pulse Width	20		25		40		ns
twr	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	15		20		30		ns
tHZ	Output High-Z Time ^(1,2)	_	15	_	20	_	25	ns
tон	Data Hold Time ⁽⁴⁾	0		0		0		ns
twz	Write Enable to Output in High-Z ^(1,2)		15	_	20		25	ns
tow	Output Active from End-of-Write ^(1,2,4)	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5		5		5		ns


NOTES:

- 1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. Either condition must be valid for the entire tew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 5. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing (1,5,8)




Timing Waveform of Write Cycle No. 2, **CE**, **UB**, **LB** Controlled Timing^(1,5)



NOTES:

- 1. R/\overline{W} or \overline{CE} or \overline{UB} and \overline{LB} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a LOW $\overline{\text{CE}}$ and a LOW R/\overline{W} for memory array writing cycle.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or $\overline{\text{R/W}}$ (or $\overline{\text{SEM}}$ or $\overline{\text{R/W}}$) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, $\overline{\text{CE}}$ or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If \widetilde{OE} is LOW during $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an $R\overline{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. tew must be met for either condition.


Timing Waveform of Semaphore Read after Write Timing, Either Side(1)



NOTES:

- 1. \overline{CE} = VIH or \overline{UB} & \overline{LB} = VIH for the duration of the above timing (both write and read cycle).
- 2. "DATAOUT VALID' represents all I/O's (I/Oo-I/O15) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention (1,3,4)



NOTES

- $1.\quad \text{Dor} = \text{Dol} = \text{Vil.}, \overline{\text{CE}}_{\text{R}} = \overline{\text{CE}}_{\text{L}} = \text{Vih.} \text{ or both } \overline{\text{UB}} \ \& \ \overline{\text{LB}} = \text{Vih.}$
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from R/W"a" or SEM"a" going HIGH to R/W"b" or SEM"b" going HIGH.
- 4. If tses is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

		70V26X25 Com'l & Ind		70V26X35 Com'l Only		70V26X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING (M/S = VIH)								
tbaa	BUSY Access Time from Address Match		25		35		45	ns
tbda	BUSY Disable Time from Address Not Match	_	25	_	35	_	45	ns
tBAC	BUSY Access Time from Chip Enable Low	_	25	_	35	_	45	ns
tBDC	BUSY Disable Time from Chip Enable High	_	25	_	35	_	45	ns
taps	Arbitration Priority Set-up Time (2)	5	_	5	_	5	_	ns
tbdd	BUSY Disable to Valid Data ⁽³⁾	_	35	_	40	_	50	ns
twн	Write Hold After BUSY ⁽⁵⁾	20	_	25	_	25	_	ns
BUSY INPUT TIMING (M/S = VIL)								
twB	BUSY Input to Write ⁽⁴⁾	0		0		0		ns
twн	Write Hold After BUSY ⁽⁵⁾	20	_	25	_	25		ns
PORT-TO-PORT DELAY TIMING								
twdd	Write Pulse to Data Delay ⁽¹⁾	_	55		65		85	ns
todd	Write Data Valid to Read Data Delay ⁽¹⁾	_	50		60	_	80	ns


2945 tbl 13

2945 drw 12

NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twbd twp (actual) or tbdd tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 6. 'X' in part number indicates power rating (S or L).


Timing Waveform of Write with Port-to-Port Read and **BUSY**(2,4,5)



NOTES:

- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = VIL$ (SLAVE).
- 2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = VIL$ (SLAVE), then \overline{BUSY} is an input (\overline{BUSY} "A" = VIH and \overline{BUSY} "B" = "don't care", for this example).
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


Timing Waveform of Write with **BUSY**




NOTES:

- 1. twn must be met for both BUSY input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing⁽¹⁾



NOTES

- 1. All timing is the same for $\underline{\text{left and}}$ right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from $\underline{\text{port "A"}}$.
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.

Truth Table III — Address **BUSY** Arbitration

Inputs			Out	puts		
ΕĒL	ՇĒ r	Aol-A13L Aor-A13r	BUS YL(1)	BUSY _R (1)	Function	
Х	Χ	NO MATCH	Н	Н	Normal	
Н	Χ	MATCH	Н	Н	Normal	
Х	Н	MATCH	Н	Н	Normal	
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾	

NOTES:

2945 tbl 14

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V26 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
- 2. Lif the inputs to the opposite port were stable prior to the address and enable inputs of this port. Hif the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table IV — Example of Semaphore Procurement Sequence $^{(1,2,3)}$

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2945 tbl 15

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V26.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O1s). These eight semaphores are addressed by Ao-A2.
- 3. $\overline{CE} = VIH$, $\overline{SEM} = VIL$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V26 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V26 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ HIGH). When a port is enabled, access to the entire memory array is permitted.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the

RAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the M/\overline{S} pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended

write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The BUSY outputs on the IDT 70V26 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

Width Expansion with **BUSY** Logic Master/Slave Arrays

When expanding an IDT70V26 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAM array will receive a BUSY indication, and to output that indication. Any




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V26 RAMs.

number of slaves to be addressed in the same address range as the master use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70V26 SRAM the \overline{BUSY} pin is an output if the part is used as a master (M/ \overline{S} pin = H), and the \overline{BUSY} pin is an input if the part used as a slave (M/ \overline{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating BUSY on one side of the array and another master indicating BUSY on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for word.

The $\overline{\text{BUSY}}$ arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V26 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared resource.

The Dual-Port SRAM features a fast access time, and both ports

are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port SRAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both HIGH.

Systems which can best use the IDT70V26 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V26's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V26 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V26 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a

standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table IV). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM}) or \overline{OE} to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table IV). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in guestion. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a

semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V26's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could




Figure 4. IDT70V26 Semaphore Logic

undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continu-

ously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



1. For other speeds, packages and powers contact your sales office.

2945 drw 18

Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Datasheet Document History

03/25/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections

Page 2 and 3 Added additional notes to pin configurations

06/10/99: Changed drawing format

08/06/99: Page 1 Removed Preliminary 08/30/99: Page 1 Changed 660mW to 660μW

11/12/99: Replaced IDT logo

06/06/00: Page 5 Increased storage temperature parameter & Clarified TA parameter

Page 6 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes

07/21/03: Page 2 & 3 Added date revision to pin configurations

Page 2, 3, 5-8 & 11 Changed naming conventions from Vcc to Vdd and from GND to Vss

Page 6 Added Industrial temp to DC Electrical Characteristics for standard power and low power for 25ns speed

Page 7, 8 & 11 Added Industrial temp to AC Electrical Characteristics for 25ns speed Page 1 & 17 Added Industrial temp at 25ns to Features and in ordering information

Page 1 & 17 Updated IDT logo from TM to ®

02/15/08: Page 1 Added green availability to features

Page 17 Added green indicator to ordering information
Page 17 Added die stepping indicator to ordering information

01/19/09: Page 17 Removed "IDT" from orderable part number

06/14/18: Page 17 Removed the "Step" indicator and the note and added the T&R to the ordering information

Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775

fax: 408-284-2775 www.idt.com 408-284-2794 DualPortHelp@idt.com

for Tech Support:

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

70V26S55J 70V26S55G 70V26S35J 70V26S35G 70V26S25J 70V26L25JI 70V26L25JI8 70V26S35J8 70V26S55J8 70V26L35J8 70V26L25J8 70V26L25J8 70V26L25J8 70V26L25J8 70V26L35G 70V26L35J 70V26L35J 70V26L55J



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331