### **IO-Link Device Transceiver**

### **General Description**

The MAX14827 integrates the high-voltage functions commonly found in industrial sensors, including drivers and regulators. The MAX14827 features two ultra low-power drivers with active reverse-polarity protection. Operation is specified for normal 24V supply voltages up to 60V. Transient protection is simplified due to high voltage tolerance allowing the use of micro TVS.

The device features a flexible control interface. Pincontrol logic inputs allow for operation with switching sensors that do not use a microcontroller. For sensors that use a microcontroller, an SPI interface is available with extensive diagnostics. For IO-Link operation, a three-wire UART interface is provided, allowing interfacing to the microcontroller UART. Finally, a multiplexed UART/SPI option allows using one serial microcontroller interface for shared SPI and UART interfaces.

The device includes on-board 3.3V and 5V linear regulators for low-noise analog/logic supply rails.

The MAX14827 is available in a (4mm x 4mm) 24-pin TQFN package and a (2.5mm x 2.5mm) 25-pin wafer-level package (WLP) and is specified over the extended -40°C to +125°C temperature range.

### **Applications**


- Industrial sensors
- IO-Link sensors and actuators
- Safety applications

#### **Benefits and Features**

- High Configurability and Integration Reduce SKUs
  - IO-Link Compliant Transceiver
  - · Auxiliary 24V Digital Output and Input
  - 2.3Ω (typ) Driver On-Resistance
  - Selectable Driver Current: 50mA to 250mA
  - SPI or Pin-Control Interface for Configuration and Monitoring
  - · Multiplexed SPI/UART Interface Option
  - 5V and 3.3V Linear Regulators
  - Optional External Transistor Supports Higher Regulator Load Capability
  - · Integrated LED Driver
- Integrated Protection Enables Robust Communication
  - 65V Absolute Maximum Ratings on Interface and Supply Pins Allows for Flexible TVS Protection
  - · 9V to 60V Specified Operation
  - Glitch Filters for Improved Burst Resilience and Noise
  - · Selectable Over-Current Auto-Retry Timing
  - · Thermal Shutdown Auto-Retry Cycling
  - Hot-Plug Supply Protection up to 36V
  - Reverse Polarity Protection of All Sensor Interface Inputs/Outputs
  - -40°C to +125°C Operating Temperature Range

Ordering Information appears at end of data sheet.


### **Typical Operating Circuit**



IO-Link is a registered trademark of Profibus User Organization (PNO). SPI is a trademark of Motorola, Inc.



### **Functional Diagram**



#### **Absolute Maximum Ratings**

(All voltages referenced to GND, unless otherwise noted.)
V2470V to +65V
REG0.3V to (V <sub>5</sub> + 16V)
V5, VL0.3V to +6V
V330.3V to (V <sub>5</sub> + 0.3V)
C/Q, DO, DI MIN: Larger of -70V and (V <sub>24</sub> - 70V) to
MAX: the lower of +70V and $(V_{24} + 70V)$
Logic Inputs:
CS/PP, TXEN, TX, LED1IN, LI,
UARTSEL, CLK/TXEN/200MA, SPI/PIN,
SDI/TX/NPN0.3V to (V <sub>L</sub> + 0.3V)
Logic Outputs:
RX, LI, LO $\overline{WU}$ , SDO/RX/THSH0.3V to (V <sub>I</sub> + 0.3V)
ĪRQ/OC0.3V to +6V
LED1, LED20.3V to (V <sub>5</sub> +0.3V)

Continuous Current Into GND and V24	±1A
Continuous Current Into C/Q and DO	±500mA
Continuous Current Into V5 and REG	±100mA
Continuous Current Into Any Other Pin	±50mA
Continuous Power Dissipation	
TQFN (derate 27.8mW/°C above +70°C)	2222mW
WLP (derate 22.7mW/°C above +70°C)	1816mW
Operating Temperature Range	40°C to +125°C
Maximum Junction Temperature	Internally Limited
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow, TQFN and WI	_P)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Thermal Characteristics (Note 1)**

TQFN	WLP
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )36°C/W	Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )44°C/W
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> )3°C/W	

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **DC Electrical Characteristics**

 $(V_{24} = 9V \text{ to } 60V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND; } T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{24} = 24V, V_5 = 5V, V_L = 3.3V, \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V24 Supply Voltage	V <sub>24</sub>			9		60	V
V24 Undervoltage-Lockout	V	V <sub>24</sub> rising		6	7.8	9	V
Threshold	V <sub>24UVLO</sub>	V <sub>24</sub> falling		6	7.2	9	V
V24 Undervoltage-Lockout- Threshold Hysteresis	V <sub>24UVLO_HYST</sub>				570		mV
			C/Q and DO disabled (CQ_Dis = 1, DO_Dis = 1)		0.14	0.5	
V24 Supply Current	l <sub>24</sub>	V5 powered externally, REG is unconnected	C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO high, no load on C/Q or DO		1.1	1.75	mA
			C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO low, no load on C/Q or DO		1.4	1.8	

 $(V_{24} = 9V \text{ to } 60V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
V24 Low-Voltage Warning Threshold	V <sub>24W</sub>			14.5	16.5	18	V	
V5 Supply Voltage				4.5		5.5	V	
V5 Undervoltage-Lockout	V	V <sub>5</sub> rising		2.8	3.5	4.5	V	
Threshold	V <sub>5UVLO</sub>	V <sub>5</sub> falling		2.8	3.45	4.5	V	
			C/Q and DO disabled (CQ_Dis = 1, DO_Dis = 1), V33 disabled (V33_Dis = 1)		0.64	0.9		
V5 Supply Current	I <sub>5_IN</sub>	External 5V applied to V5, REG is unconnected, no load on LED1 or LED2	to V5, REG is unconnected, no load on LED1 or	C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO high, V33 enabled, no load on C/Q, DO, or V33		1.37	1.75	mA
			C/Q and DO in push-pull configuration, CL[10] = 11, C/Q and DO low, V33 enabled, no load on C/Q, DO, or V33		1.41	1.8		
VL Logic-Level Supply Voltage	VL			2.5		5.5	V	
VL Undervoltage Threshold	V <sub>LUVLO</sub>			0.9	1.7	2.4	V	
VL Logic-Level Supply Current	ΙL	All logic inputs at V <sub>L</sub> outputs unconnecte			0.25	3	μA	
5V LINEAR REGULATOR/CO	NTROLLER (V5)							
V5 Output Voltage	V <sub>5</sub>	REG = V5, no load on V5, 9V ≤ V <sub>24</sub> ≤ 60V		4.75	5.00	5.25	V	
Load Regulation	ΔV <sub>5_LDR</sub>	REG = V5, 0mA < I <sub>LOAD</sub> < 30mA, V <sub>24</sub> = 24V			0.02	0.2	%	
Line Regulation	ΔV <sub>5_LNR</sub>	REG = V5, I <sub>LOAD</sub> = 1mA, V <sub>24</sub> from 9V to 60V			0.01	4	mV/V	
REG Output Current	I <sub>REG</sub>	Internal regulator or	external NPN			30	mA	

 $(V_{24} = 9V \text{ to } 60V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS											
V24 REG Dropout Voltage	$\Delta V_{REG}$	V <sub>24</sub> = 9V, V <sub>5</sub> = 4.5V	, I <sub>REG</sub> = 5mA		2.35		V											
REG Open Voltage	V <sub>REG_OPN</sub>	V <sub>24</sub> = 60V, V <sub>5</sub> = 4.5°	V, no load on REG	10	13	16	V											
V5 Capacitance	CV <sub>5</sub>	Allowed capacitance connected to V5 (No	· · · · · · · · · · · · · · · · · · ·	0.8	1	2	μF											
3.3V LINEAR REGULATOR (V	/33)																	
V33 Output Voltage	V <sub>33</sub>	No load on V33		3.1	3.3	3.5	V											
V33 Load Regulation	V <sub>33_LDR</sub>	0mA < I <sub>LOAD</sub> < 30m	A	0	0.4	0.8	%											
V33 Capacitance	CV <sub>33</sub>	Allowed capacitance enabled (Note 3)	e on V33, V33	0.8	1		μF											
C/Q, DO DRIVER																		
Driver On Desigtance	R <sub>OH</sub>	High-side enabled, V			2.65	4.6	Ω											
Driver On-Resistance	R <sub>OL</sub>	Low-side enabled, V CL[10] = 11, I <sub>LOAD</sub> :			2.3	4.45												
			CL[10] = 00	50	65	80												
			CL[10] = 01	100	120	150	mA											
			CL[10] = 10	200	230	275												
Driver Current Limit	I <sub>CL</sub>	= 0	CL[10] = 11	250	290	350												
	- OL	SPI/ $\overline{PIN}$ = low, V <sub>DRIVER</sub> = (V <sub>24</sub> – 3V) or 3V		1		•	1	1	1			•	1	CLK/TXEN/200MA = low	100	120	150	
			CLK/TXEN/200MA = high	200	230	275												
Driver Peak Current	I <sub>CL_PEAK</sub>	DC current				490	mA											
C/Q Leakage Current	ILEAK_CQ		ed (C/Q_Dis = 1), RX 1), V <sub>24</sub> = 24V, (V <sub>24</sub> -	-70		+10	μA											
DO Leakage Current	ILEAK_DO	DO driver is disable = 24V, (V <sub>24</sub> -65V) ≤	-10		+10	μA												
C/Q Output Reverse Current	I <sub>REV_CQ</sub>	C/Q driver enabled a configuration, V <sub>24</sub> = 5V) or (V <sub>GND</sub> - 5V)	-60		+1000	μA												
DO Output Reverse Current	I <sub>REV_DO</sub>	DO driver enabled a configuration, V <sub>24</sub> = 5V) or (V <sub>GND</sub> - 5V)		-60		+1000	μA											

 $(V_{24} = 9V \text{ to } 60V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Week Dulldown Current		SPI/PIN = high, driver disabled	V <sub>DRIVER</sub> = 5V, CQ_WPD = 1, DO_WPD = 1, CQ_WPU = 0, DO_WPU = 0	200	300	400	
Weak Pulldown Current	l <sub>PD</sub>	(CQ_Dis = 1, DO_ Dis =1)	V <sub>DRIVER</sub> = 24V, CQ_WPD = 1, DO_WPD = 1, CQ_WPU = 0, DO_WPU = 0	200	470	1000	μΑ
Weak Pullup Current	I <sub>PU</sub>	SPI/PIN = high, driver disabled (CQ_Dis = 1, DO_Dis = 1), VDRIVER = V <sub>24</sub> - 5V	CQ_WPU = 1, DO_WPU = 1, CQ_WPD = 0, DO_WPD = 0,	-400	-300	-200	μА
C/Q, DI RECEIVER							
Input Voltage Range	V <sub>IN</sub>	For valid RX/LI logic		V <sub>24</sub> – 65		+65	V
			V <sub>24</sub> > 18V	11	11.8	12.5	V
C/Q, DI Input Threshold High	V <sub>TH</sub>	C/Q driver disabled	V <sub>24</sub> < 18V	59	65.5	72	% of V <sub>24</sub>
			V <sub>24</sub> > 18V	9	9.8	10.5	V
C/Q, DI Input Threshold Low	V <sub>TL</sub>	C/Q driver disabled	V <sub>24</sub> < 18V	45	54.5	63	% of V <sub>24</sub>
			V <sub>24</sub> > 18V		2		V
C/Q, DI Input Hysteresis	V <sub>HYS_CQ</sub>	C/Q driver disabled	V <sub>24</sub> < 18V		11		% of V <sub>24</sub>
C/Q Input Capacitance	C <sub>IN_CQ</sub>	Driver disabled, wea			50		pF
DI Input Capacitance	C <sub>IN_DI</sub>	f = 100kHz			10		pF
C/Q Input Current		C/Q driver disabled (CQ Dis = 1), C/Q	$-5V \le V_{C/Q} \le (V_{24} + 5V)$	-10		+30	-
	I <sub>IN_CQ</sub>	receiver enabled, $V_{24} = 24V$	(V <sub>24</sub> - 65V)≤ V <sub>C/Q</sub> ≤ +60V	-70		+70	μΑ
DI Leakage Current	I <sub>LEAK_DI</sub>		DI receiver disabled (DI_Dis = 1), $V_{24}$ = 24V, $(V_{24}$ - 65V) $\leq$ $V_{DI}$ $\leq$ +60V			+150	μΑ

 $(V_{24} = 9V \text{ to } 60V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 2)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Di lacat Caract		DI receiver	-5V ≤ V <sub>DI</sub> ≤ (V <sub>24</sub> + 5V)	-10		+35	
DI Input Current	l <sub>IN_DI</sub>	enabled, V <sub>24</sub> = 24V	enabled, $V_{24} = 24V$ $(V_{24} - 65V) \le V_{DI} \le +60V$			+200	μA
LOGIC INPUTS (CS/PP, TXEN	, TX, LO, LED1IN	, CLK/TXEN/200MA	, SPI/PIN, SDI/TX/NPI	N)			
Logic Input Voltage Low	V <sub>IL</sub>					$0.2 \text{ x V}_{\text{L}}$	V
Logic Input Voltage High	V <sub>IH</sub>			0.8 x V <sub>L</sub>			V
Logic Input Leakage Current	I <sub>LEAK</sub>	Logic input = GND o	or VL	-1		+1	μA
LOGIC OUTPUTS (RX, LI, WU	, IRQ/OC, SDO/R	X/THSH)					
Logic Output Voltage Low	V <sub>OL</sub>	I <sub>OUT</sub> = -5mA				0.4	V
Logic Output Voltage High	V <sub>OH</sub>	I <sub>OUT</sub> = 5mA		V <sub>5</sub> - 0.4			V
IRQ/OC Open-Drain Leakage Current	I <sub>LK_OD</sub>	IRQ/OC high imped IRQ/OC = GND or V		-1		+1	μA
SDO Leakage Current	I <sub>LK_SDO</sub>	$SPI/\overline{PIN} = high, \overline{CS}/THSH = GND or VL$	PP = high, SDO/RX/	-1		+1	μA
RX, LI Leakage Current	I <sub>LK_RXLI</sub>	SPI/PIN = high, DI_ RX_Dis = 1, RX/LI =		-1		+1	μA
LED DRIVERS (LED1, LED2)							
LED Output Voltage Low	V <sub>LEDOL</sub>	I <sub>OUT</sub> = -5mA				0.4	V
LED Output Voltage High	V <sub>LEDOH</sub>	I <sub>OUT</sub> = 10mA		V5 – 0.4			V
THERMAL MANAGEMENT							
Thermal Warning Threshold	T <sub>WRN</sub>	Die junction tempera TempW and TempW	•		+140		°C
Thermal Warning Threshold Hysteresis	T <sub>WRN_HYS</sub>	Die junction tempera TempW bit cleared	ature falling,		15		°C
Per-Driver Thermal Shutdown Temperature	T <sub>SHUT_D</sub>	Driver temperature rising, temperature at which the driver is turned off			+160		°C
Per-Driver Thermal Shutdown Temperature Hysteresis	T <sub>SHUT_DHYS</sub>	Driver temperature falling			15		°C
IC Thermal Shutdown	T <sub>SHUT_IC</sub>	Die temperature rising, ThShut and ThuShutInt bits are set			+170		°C
IC Thermal-Shutdown Hysteresis	T <sub>SHUT_ICHYS</sub>	Die temperature fall cleared	ing, ThShut bit is		15		°C

#### **AC Electrical Characteristics**

 $(V_{24} = 18V \text{ to } 30V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; REG unconnected, all logic inputs at V<sub>L</sub> or GND; T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>24</sub> = 24V, V<sub>5</sub> = 5V, V<sub>L</sub> = 3.3V, and T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 2)$ 

PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS	
C/Q, DO DRIVER	1							
Driver Low-to-High Propagation Delay	t <sub>PDLH_PP</sub>	Push-pull and PNP cor	nfiguration, Figure1		0.16	0.4	μs	
Driver High-to-Low Propagation Delay	t <sub>PDHL_PP</sub>	Push-pull and NPN cor	nfiguration, Figure1		0.28	0.4	μs	
Driver Skew	tskew	Push-pull configuration,	Figure 1	-0.3		+0.3	μs	
Driver Rise Time	t <sub>RISE</sub>	Push-pull and PNP cor	nfiguration, Figure 1		0.12	0.4	μs	
Driver Fall Time	t <sub>FALL</sub>	Push-pull and NPN cor	nfiguration, Figure 1		0.12	0.4	μs	
Driver Enable Time High	tenh	Push-pull and PNP cor CQDOPar = 1 for DO,	•		0.15	0.4	μs	
Driver Enable Time Low	t <sub>ENL</sub>	Push-pull and NPN cor CQDOPar = 1 for DO,			0.27	0.4	μs	
Driver Disable Time High	t <sub>DISH</sub>	Push-pull and PNP cor CQDOPar = 1 for DO,			1.8	3	μs	
Driver Disable Time Low	t <sub>DISL</sub>	Push-pull and NPN cor CQDOPar = 1 for DO,			1.5	3	μs	
C/Q, DI RECEIVER (Figure 4)								
C/Q Receiver Low-to-High	topuu oo	SPI/PIN = high or low,	CQFil = 0	0.85	1.3	2.1	μs	
Propagation Delay	tPRLH_CQ	SPI/PIN = high, CQFil :	= 1	0.2	0.3	0.5	μδ	
C/Q Receiver High-to-Low	topui oo	SPI/PIN = high or low,	CQFil = 0	0.85	1.3	2.1	μs	
Propagation Delay	tPRHL_CQ	SPI/PIN = high, CQFil :	= 1	0.2	0.3	0.5	μο	
DI Receiver Low-to-High Propagation Delay	t <sub>PRLH_DI</sub>			1.3	2.2	3.5	μs	
DI Receiver High-to-Low Propagation Delay	t <sub>PRHL_DI</sub>			1.3	2.2	3.5	μs	
DRIVER CURRENT LIMITING								
			CL_BL[10] = 00		0.128			
	Time t <sub>CL_ARBL</sub>	SDI/DIN - high	CL_BL[10] = 01		0.5			
Blanking Time		SPI/PIN = high  CL_BL[10] = 10  CL_BL[10] = 11			1		ms	
					5			
		SPI/PIN = low			0.128			

 $(V_{24} = 18V \text{ to } 30V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; REG unconnected, all logic inputs at V<sub>L</sub> or GND; T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>24</sub> = 24V, V<sub>5</sub> = 5V, V<sub>L</sub> = 3.3V, and T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 2)$ 

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
			TAr[10] = 00		50		
Autoretry Period	<b>+</b>	SPI/PIN = high,	TAr[10] = 01		100		ms
Autoretry Feriod	t <sub>CL_ARP</sub>	ArEn = 1 (Note 4)	TAr[10] = 10		200		1115
			TAr[10] = 11		500		
WAKE-UP DETECTION (Figure 5	5)						
Wake-Up Input Minimum Pulse Width	t <sub>WUMIN</sub>	C <sub>L</sub> = 3nF		55	66	75	μs
Wake-Up Input Maximum Pulse Width	twumax			85	95	110	μs
WU Output Low Time	t <sub>WUL</sub>	Valid wake-up conditio	n on C/Q	100	200	300	μs
SPI TIMING (CS/PP, CLK/TXEN/2	00MA,SDI,T	X/NPN, SDO/RX/THSH)	(Figure 6)				
Maximum SPI Clock Frequency				12.5			MHz
CLK/TXEN/200MA Clock Period	t <sub>CH+CL</sub>			80			ns
CLK/TXEN/200MA Pulse-Width High	t <sub>CH</sub>			40			ns
CLK/TXEN/200MA Pulse-Width Low	t <sub>CL</sub>			40			ns
CS/PP Fall to CLK/TXEN/200MA Rise Time	t <sub>CSS</sub>			20			ns
CLK/TXEN/200MA Rise to CS/ PP Rise Hold Time	t <sub>CSH</sub>			40			ns
SDI/TX/NPN Hold Time	t <sub>DH</sub>			10			ns
SDI/TX/NPN Setup Time	t <sub>DS</sub>					25	ns
Output Data Propagation Delay	t <sub>DO</sub>					20	ns
SDO/RX/THSH Rise and Fall Times	t <sub>FT</sub>					20	ns
Minimum CS/PP Pulse	tcsw					10	ns

Note 2: All devices are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

Note 3: Not production tested. Guaranteed by design.

Note 3: Autoretry functionality is not available in pin-mode.




Figure 1. C/Q and LO Driver Propagation Delays and Rise/Fall Times




Figure 2. C/Q Driver Enable Low and Disable High Timing with External Pullup Resistor




Figure 3. C/Q Driver Enable High and Disable Low Timing




Figure 4. C/Q and DI Receiver Propagation Delays




Figure 5. Wake-Up Detection Timing







Figure 6. SPI Timing Diagram


### **Typical Operating Characteristics**


 $(V_{24}$  = 24V,  $V_L$  =  $V_{33}$ , REG is shorted to V5, C/Q and DO in push-pull configuration,  $T_A$  = +25°C, unless otherwise noted.)


















### **Typical Operating Characteristics (continued)**


 $(V_{24} = 24V, V_L = V_{33}, REG is shorted to V5, C/Q and DO in push-pull configuration, T_A = +25°C, unless otherwise noted.)$ 


















### **Typical Operating Characteristics (continued)**


 $(V_{24} = 24V, V_L = V_{33}, REG \text{ is shorted to V5, C/Q and DO in push-pull configuration, } T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 


















### **Typical Operating Characteristics**


 $(V_{24}$  = 24V,  $V_L$  =  $V_{33}$ , REG is shorted to V5, C/Q and DO in push-pull configuration,  $T_A$  = +25°C, unless otherwise noted.)















### **Pin Configuration**



### **Pin Description**

Р	IN				FUNCTION	
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = high)  MULTIPLEXED MODE (SPI/PIN = high)		PIN MODE (SPI/PIN = low)
				UARTSEL = Low	UARTSEL = high	
1	E1	CS/PP	CS/PP Logic Input	SPI active-low chip-select input. Drive CS/PP low to start the SPI read/write cycle. Drive CS/PP high to end the SPI cycle. UART interface is enabled on RX, TX, and TXEN.	SPI chip-select and UART signal select input. When $\overline{\text{CS}}/\text{PP}$ is high, the SPI interface is disabled and UART interface mode is enabled on the SDO/RX/THSH, SDI/TX/NPN, and CLK/TXEN/200MA logic pins.	Push-pull select input. Drive CS/PP high to enable push-pull mode for the C/Q and DO drivers. Drive CS/PP low to select PNP or NPN operation for the drivers.
2	D1	RX	C/Q Receiver Logic Output	RX is the inverse logic of C/Q. RX can be disabled with the SPI interface. RX is high impedance when Rx_Dis = 1.		RX is the inverse logic of C/Q. RX is always active.

PI	N				FUNCTION		
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = high)	MULTIPLEXED MODE (SPI/PIN = high)	PIN MODE (SPI/PIN = low)	
				UARTSEL = Low	UARTSEL = high		
3	C2	TXEN	C/Q Driver Enable Logic Input	Drive TXEN high to enable the C/Q driver. See Table 1.	With CS/PP low and ENMPX = 0, drive TXEN high to enable C/Q.	Drive TXEN high to enable the C/Q driver.  Drive TXEN low to disable the C/Q driver and enable the C/Q receiver.	
4	C1	TX	C/Q Driver Communication Input	The logic on the C/Q output is the inverse logic level of the signal on the TX input. See Table 1.	With CS/PP low and ENMPX = 0, the logic on the C/Q output is the inverse logic level of the signal on the SDI/TX/NPN input. Signals on TX are ignored. See the Mode Selection table.	The logic on the C/Q output is the inverse logic level of the signal on the TX input when TXEN is high.	
5	B1	V5	5V Power- Supply Input/ Output	5V must be present on V5 for normal operation. Bypass V5 to GND with a 1µF capacitor. V5 can be supplied by the internal 5V linear regulator or by an external regulator. To use the internal regulator, connect V5 to REG, or to the emitter of an external NPN transistor. To bypass the internal regulator, connect an external 5V supply directly to V5.			
6	B2	REG	5V Regulator Control Output	the base of an exter		EG to V5 or connect REG to eave REG unconnected and the internal regulator.	
7	В3	LED1	LED Driver Output 1	LED1 and the LED to limit the LED current.  LED1 can be controlled by driving the  LED1IN high or low, of through the SPI interface. Set the LED1b bit high to turn on the LED, clear the LED1b bit to turn off the LED. Alternatively, drive the LED1IN input		LED1 is a 5V logic output. Connect a current-limiting resistor in series between LED1 and the LED to limit the LED current. Drive the LED1IN input high to turn on the LED, drive LED1IN low to turn off the LED.	
_	C3	LED2	LED Driver Output 2	LED2 and the LED t	stor in series between to limit the LED current. igh to turn on the LED,	LED2 cannot be controlled in pin-mode. LED2 is off.	

PIN	١				FUNCTION			
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = high)	MULTIPLEXED MODE (SPI/PIN = high)	PIN MODE (SPI/PIN = low)		
				UARTSEL = Low	UARTSEL = high			
8	A1	C/Q	C/Q Transceiver Output/ Input	The C/Q driver can be controlled and monitored with the logic input/output pins or through the SPI interface. Drive TXEN high to enable the C/Q driver. The logic on the C/Q output is the inverse logic-level of the signal in the TX input. RX is the logic inverse of C/Q.		Drive TXEN high to enable the C/Q driver. The logic on the C/Q output is the inverse logic-level of the signal in the TX input. RX is the logic inverse of C/Q.  Configure the C/Q driver with the pin-mode inputs.		
9	A2	V24	Power-Supply Input	Bypass V24 to GND possible.	Bypass V24 to GND with a 1µF ceramic capa possible.			
10	A3	GND	Ground	Ground				
11	A4	DO	DO Driver Output	The DO driver can be configured, controlled,	DO is the inverse logic level of the LO input.  The DO driver can be enabled/disabled, configured, controlled, and monitored with the logic input/output pins or through the SPI interface.  DO i of the the LO input.  of the logic input/output pins or through the SPI interface.			
12	A5	DI	DI Receiver Input	The DI receiver can be output or through the S output is the inverse log on the DI input.	PI interface. The LI	The LI output is the inverse logic-level of the signal on the DI input. The DI receiver cannot be disabled in pinmode.		
13	B4	V33	3.3V Linear Regulator Output	Bypass V33 to GND wi close to the IC as poss can be disabled throug	ible. The V33 regulator	Bypass V33 to GND with a 1µF capacitor as close to the IC as possible. V33 cannot be disabled in pin-mode.		
14	B5	VL	Logic-Level Supply Input	VL defines the logic levels on all of the logic inputs and outputs. A voltage from 2.5V to 5.5V on VL. Bypass VL to GND with a 0.1µF capacitor.				
15	C5	LI	DI Receiver Logic Output	The LI output is the inverse logic-level of the signal on the DI input. Disable the LI output through the SPI interface. LI is high impedance when the DI_Dis bit is set.  The LI output is the inverse logic-level of logic-level of the signal on the DI input. LI cannot be disabled in pin-mode.				

PI	N					FUNCTION		
TQFN	WLP	NAME	PIN PARALLEL MODE (SPI/PIN = high)		_	MULTIPLEXED  MODE (SPI/PIN = high)	PIN MODE (SPI/PIN = low)	
				UARTSEL = Lov	v	UARTSEL = high		
16	C4	UARTSEL	UART Interface Select Logic Input	PX TX and   SDI/TX/NPN and CLK/		UARTSEL is inactive when SPI/PIN is low.		
17	D5	LO	DO Driver Logic Input	The logic on the DO output is the inverse logic-level of the signal on the LO input. Configure, control, and monitor the DO output through the logic pins or through the SPI interface.			The logic on the DO output is the inverse logic-level of the signal on the LO input. Configure the DO driver with the pin-mode inputs.	
18	D4	WU	Wake-Up Request Push- Pull Output	WU asserts low for 200μs when an IO-Link 80μs wake detected on the C/Q line.			us wake-up condition is	
19	E5	LED1IN	LED1 Driver Logic Input	the LED1 driver. Th	ne LE	ow to enable/disable ED1 driver can also ne SPI interface. See	Drive LED1IN high to turn on the LED connected to LED1. Drive LED1IN low to turn the LED driver off.	
20	E4	ĪRQ/ŌC	Open-Drain Interrupt/ Over-current Output	IRQ/OC asserts will INTERRUPT regist deasserts when the read.	ter is	IRQ/OC asserts low when the load current on the C/Q or DO output exceeds the set current limit.		
21	D3	SDO/ RX/ THSH	SPI Serial Data Output/ RX Logic Output/ Thermal Shutdown Indicator	SPI serial data output	SPI and mo RX	nen CS/PP is high, the I interface is disabled if UART interface de is enabled. SDO//THSH is the logic erse of C/Q.	SDO/RX/THSH asserts low when the IC enters thermal shutdown. SDO/RX/THSH deasserts when the device returns to normal operation.	

Р	'IN				FUNCTION	
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = high)	MULTIPLEXED  MODE  (SPI/PIN = high)	PIN MODE (SPI/PIN = low)
				UARTSEL = Low	UARTSEL = high	
22	E3	CLK/ TXEN/ 200MA	SPI Clock Input/ UART TXEN Input/ Current Limit Setting Input	SPI clock input	When CS/PP is high, the SPI interface is disabled and UART interface mode is enabled. Drive CLK/TXEN/200MA high to enable the C/Q driver.	Drive CLK/TXEN/200MA high to enable a 200mA current limit on the C/Q and DO driver outputs. Drive CLK/TXEN/200MA low to set the current limit for the driver outputs to 100mA.
23	D2	SPI/PIN	SPI or Pin- Mode Select Input	Drive SPI/PIN high for pin-mode opera		operation. Drive SPI/PIN low
24	E2	SDI/TX/ NPN	SPI Serial Data Input/ TX Logic Input/ NPN Driver Mode Select Input	SPI serial data input	When CS/PP is high, the SPI interface is disabled and UART interface mode is enabled. Drive SDI/TX/NPN to switch C/Q. C/Q is the logic inverse of the SDI/TX/NPN input.	Drive SDI/TX/NPN high to set the C/Q and DO driver outputs in NPN mode. Drive SDI/TX/NPN low to set the driver outputs in PNP mode. SDI/TX/NPN is ignored when the $\overline{\text{CS}}/\text{PP}$ input is high.
EP	_	EP	Exposed pad. Co	nnect to ground. Not	t intended as the main grou	nd connection.

Table 1. C/Q and DO Control

SPI/PIN	SPI/PIN TXEN		CQ_Dis or DO_Dis	CQ_Q or DO_Q	NPN I	MODE	PNP I	MODE	PP M	IODE
					C/Q	DO	C/Q	DO	C/Q	DO
		L	-	-	Z	Z	Z	Н	Z	Н
.	L	Н	-	-	Z	L	Z	Z	Z	L
L	Н	L	-	-	Z	Z	Н	Н	Н	Н
	п	Н	-	-	L	L	Z	Z	L	L
		L	0	0	Z	Z	Z	Н	Z	Н
		L	0	1	Z	Z	Н	Н	Н	Н
	L	Н	0	0	Z	L	Z	Z	Z	L
		Н	0	1	Z	Z	Н	Н	Н	Н
Н		L	0	0	Z	Z	Н	Н	Н	Н
	Н	L	0	1	Z	Z	Н	Н	Н	Н
	Н	Н	0	0	L	L	Z	Z	L	L
		Н	0	1	Z	Z	Н	Н	Н	Н
	Х	Х	1	Х	Z	Z	Z	Z	Z	Z

X = Don't care, Z = High impedance

**Table 2: LED1 Configuration** 

LED1IN	LED1b BIT	LED1 DRIVER STATUS
	0	OFF
L	1	ON
11	0	ON
	1	ON

**Table 3. Driver NPN, PNP, PP Selection in Pin-Mode** 

SPI/PIN	CS/PP	SDI/TX/NPN	C/Q AND DO DRIVER MODE
L	L	L	PNP
L	L	Н	NPN
L	Н	L	PUSH-PULL
L	Н	Н	PUSH-PULL
Н	Х	Х	C/Q and DO Modes are set with the SPI interface

#### **Detailed Description**

The MAX14827 is an industrial sensor output driver/IO-Link device transceiver. The IC integrates the high voltage functions commonly found in sensors, including two 24V line driver and two on-board linear regulators (LDOs). The MAX14827 can be configured and monitored either through the SPI interface or by setting logic interface pins.

The MAX14827 features multiple programmable functions that allow the user to optimize operation and power dissipation for various loads and application scenarios.

The integrated 3.3V and 5V LDOs provide the power needed for low noise analog and logic supply rails.

#### SPI, UART, or Pin-Mode Interface

#### Pin-Mode

The MAX14827 provides a selectable SPI or pin interface to configure and monitor device operation. Drive the SPI/PIN input high to use the SPI. Drive SPI/PIN low to use the pin interface (pin-mode control).

When operating in pin mode, the following functionality is set and cannot be changed:

- RX and DI are enabled (cannot be disabled)
- · RX deglitch filter is enabled
- Weak pull-ups/pull-downs on C/Q and DO are disabled
- · Autoretry functionality is disabled
- The blanking time on C/Q and DO is 128µs

#### **SPI Operation (Parallel Operating Mode)**

When the MAX14827 is operated in SPI mode, an external UART can be connected to separate UART interface pins (TX, RX, TXEN). This is called the parallel SPI/UART operating mode. This is the common approach used when the microcontroller offers a UART and a separate SPI port in the Typical Applications circuit. Drive UARTSEL low for operation in parallel mode.

#### **SPI Operation (Multiplexed Mode)**

In cases where only one microcontroller serial port is available with both SPI and UART functions, the MAX14827 can be operated in multiplexed SPI/UART mode. This is feasible in IO-Link operation due to the defined idle times in the IO-Link cycle time. In multiplexed mode, the UART and SPI pins are shared. Two operating modes are available in multiplexed mode, as selected by the ENMPX bit.

When ENMPX = 0, UART and SPI operation are selected by setting the  $\overline{\text{CS}}/\text{PP}$  input. In this mode the SPI interface

is active when  $\overline{\text{CS}}/\text{PP}$  is low and UART operation when  $\overline{\text{CS}}/\text{PP}$  is high.

When ENMPX = 1, UART and SPI operations are selected by setting the UARTSEL input. To avoid glitches on C/Q, CLK/TXEN/200MA and SDI/TX/NPN are sampled on the falling edge of UARTSEL in this mode. See Mode Selection Table for more information.

When entering multiplexed mode, set TXEN low and TX high to disable the driver.

IRQ/OC is active in both multiplexed modes during UART communication.

#### 24V Interface

The MAX14827 features an IO-Link transceiver interface capable of operating with voltages up to 60V. This is the 24V interface and includes the C/Q input/output, the logic-level digital output (DO), the logic-level digital input (DI), and the V24 supply.

The MAX14827 features selectable push-pull, high-side (PNP), or low-side (NPN) switching drivers at C/Q and DO.

#### **Configurable Drivers (Pin-Mode)**

In pin-mode, use SDI/TX/NPN and  $\overline{\text{CS}}/\text{PP}$  inputs to configure the C/Q and DO drivers in push-pull, PNP, or NPN modes (Table 3) In this mode, toggle TXEN, TX, and LO to switch the C/Q and DO outputs.

#### **Configurable Drivers (SPI Mode)**

In SPI operation, the C/Q and DO drivers can be configured independently. Set the bits in the CQConfig register to configure the C/Q driver, enable/disable the weak pull-up and pull-down currents on C/Q. Set the bits in the DIOConfig register to configure the DO driver and enable/disable the weak pull-up and pull-down currents on DO. The C/Q and DO drivers can be disabled by setting the CQ\_Dis and DO\_Dis bits. Driver outputs are high impedance and power dissipation is reduced when these bits are set. See the *Register Functionality* section for more information on configuring the drivers.

For IO-Link operation, TX, TXEN, and RX are the UART interface to control C/Q communication. Set CQ\_Dis = CQ\_Q = 0 and drive TX and TXEN inputs for C/Q driver control.

For lower rate switching on the C/Q and DO drivers, register bits can be used for C/Q and DO control. For bit control, drive TXEN, TX, and LO high and use the CQ\_Q and DO\_Q bits to control the C/Q and DO driver states. The CQ\_Dis and DO\_Dis bits are used to enable/disable the drivers in this mode.

IO-Link is a registered trademark of Profibus User Organization (PNO). SPI is a trademark of Motorola, Inc.

#### C/Q Driver Enable/Disable

In pin-mode, the C/Q driver is enabled/disabled with the TXEN input. Drive TXEN high to enable the C/Q driver. C/Q is the logic inverse of the TX input.

In SPI mode, the C/Q driver can also be enabled/disabled, configured, and controlled in the CQConfig register.

#### **C/Q Current Limit**

The C/Q driver is optimized for driving large capacitive loads and dynamic impedances like incandescent lamps. In pin-mode, the driver current limit is selectable by setting the CLK/TXEN/200MA input high or low. Set CLK/TXEN/200MA low for 100mA maximum load current. Set CLK/TXEN/200MA high for a 200mA maximum load current.

In SPI operation, the maximum driver current limit is selectable as 50mA, 100mA, 200mA, or 250mA by setting the CL1 and CL0 bits in the CURRLIM register.

#### C/Q Driver Fault Detection

The MAX14827 senses a fault condition on the C/Q driver when it detects a short circuit for longer than the blanking time. A short condition exists when the C/Q driver's load current exceeds the current limit. In SPI mode, both the current limit and blanking time may be configured.

In pin-mode, the  $\overline{IRQ}/\overline{OC}$  output asserts low when a short circuit fault occurs on C/Q or DO. In SPI mode, the

C/QFault and C/QFaultInt bits are set and IRQ/OC asserts.

When a short-circuit event occurs on C/Q, the driver can either be set to continue supplying the selected current until the device enters thermal shutdown or to enter autoretry mode when an overcurrent event occurs. In autoretry mode the driver is automattically disabled after the current blanking time and is then re-enabled.

#### C/Q Receiver Output (RX)

RX is the output of the C/Q receiver. RX is the inverse logic of the C/Q input.

In pin-control mode, the C/Q receiver is always on.

In SPI mode, the receiver can be disabled by setting the Rx\_Dis bit in the CQConfig register. RX is high impedance when Rx\_Dis is set. Note that the CQLvI bit in the Status register is invalid when the Rx\_Dis bit is set.

When operating in multiplexed mode, SDO/RX/THSH is the output of the C/Q receiver. In this mode, SDO/RX/THSH is high impedance when  $\overline{CS}/PP$  is high and Rx Dis bit is set.

#### C/Q Receiver Threshold

The IO-Link standard defines device operation with a sensor supply between 18V and 30V. Industrial sensors, however, commonly operate with supply voltages as low as 9V. The MAX14827 C/Q receiver supports operation with lower supply voltages by scaling the receiver thresholds when V24 is less than 18V ( $V_{24} < 18V$ ).

#### **DO Driver**

In pin-mode, the DO driver is always enabled. DO is the logic inverse of the LO input.

In SPI mode, the DO driver can be enabled/disabled, configured, and controlled in the DIOConfig register.

#### **DO Current Limit**

The DO driver is optimized for driving large capacitive loads and dynamic impedances like incandescent lamps. In pin-control mode, the driver current limit is selectable by setting the CLK/TXEN/200MA input high or low. Set CLK/TXEN/200MA low for 100mA maximum load current. Set CLK/TXEN/200MA high for a 200mA maximum load current.

In SPI operation, the maximum driver current limit is selectable as 50mA, 100mA, 200mA, or 250mA by setting the CL1 and CL0 bits in the CURRLIM register.

#### **DO Fault Detection**

The MAX14827 senses a fault condition on the DO output when it detects a short circuit for longer than the blanking time. A short condition exists when the DO driver's load current exceeds the current limit. In SPI mode, both the current limit and blanking time may be configured.

In pin-mode, the  $\overline{\text{IRQ/OC}}$  output asserts low when a short circuit fault occurs on C/Q or DO. In SPI mode, the DoFault and DoFaultInt bits are set and  $\overline{\text{IRQ/OC}}$  asserts.

When a short-circuit event occurs on DO, the driver can either be set to continue supplying the selected current until the device enters thermal shutdown or to enter autoretry mode when an overcurrent event occurs. In autoretry mode the driver is automattically disabled after the current blanking time and is then re-enabled.

#### DO and C/Q Tracking

In SPI mode, the DO driver can be configured to track the C/Q driver. Set the CQDOPar bit in the CQConfig register to enable this functionality. When the DO driver is set to track C/Q, both C/Q and DO switch as a function of the TX and TXEN inputs or CQ\_Q bit.

In pin-mode, or when CQDOPar is 0, C/Q and DO operate independently.

#### **Reverse-Polarity Protection**

The MAX14827 is protected against reverse-polarity connections on V24, C/Q, DO, DI, and GND. Any combination of these pins can be connected to DC voltages up to 65V (max), resulting in a current flow of less than 1mA.

Ensure that the maximum voltage between any of these pins does not exceed 65V.

#### **Driver Short-Circuit Detection**

The MAX14827 monitors the DO and C/Q driver outputs for overcurrent and driver overheating conditions.

In pin-mode, the driver short-circuit current limit is set with the CLK/TXEN/200mA input. IRQ/OC asserts when an overcurrent or overheating condition occurs on either the C/Q or DO driver. IRQ/OC deasserts when the overcurrent or overheating condition is removed.

In SPI mode, the DO and C/Q are independently monitored. Driver current limits for both drivers are set using the CL1 and CL0 bits in the CURRLIM register. When an overcurrent or overheating condition occurs on C/Q, the CQFault and CQFaultInt bits are set and IRQ/OC asserts. When an overcurrent or overheating condition occurs on DO, the DOFault and DOFaultInt bits are set. The CQFault and DOFault bits are cleared as soon as the overcurrent or overheating conditions on the C/Q and DO drivers are removed. IRQ/OC deasserts and the CQFaultInt and DOFaultInt bits are cleared only when the INTERRUPT register is read.

#### 5V and 3.3V Linear Regulators

The MAX14827 includes two internal regulators to generate 5V (V5) and 3.3V (V33).

The V5 regulator is capable of driving external loads up to 30mA, including device and 3.3V LDO current consumption. To drive larger loads, use an external pass transistor to generate the required 5V. When using an external transistor, connect REG to the base of the transistor to regulate the voltage and connect V5 to the emitter (Figure 10).

When the internal 5V linear regulator is not used, V5 is the supply input for the internal analog and digital functions and must be supplied externally. Ensure that V5 is present for normal operation.

The 3.3V regulator is capable of driving external loads up to 30mA. In SPI mode, the 3.3V LDO can be enabled/ disabled by setting the V33Dis bit in the Mode register.

V5 and V33 are not protected against short circuits.

#### Power-Up

The C/Q and DO driver outputs are high impedance when V24, V5, VL, and/or V33 voltages are below their respective undervoltage thresholds during power-up.

The drivers are automatically disabled if V24, V5, or VL falls below its threshold.

#### Low Voltage and Undervoltage Detection

In SPI mode, the device monitors the V24 supply for low voltage and undervoltage conditions. Low-voltage warnings must be enabled in the MODE register.

When V<sub>24</sub> falls below the 16V (typ) low-voltage warning threshold, the V24W bit in the STATUS register is set. If V24WEn is set to 1, the V24WInt interrupt bit is also set and IRQ/OC asserts.

When V24 falls below the 7.4V (typ) undervotlage lockout (UVLO) threshold, the UV24 bit in the STATUS register is set. Similarly, the UV24Int bit in the INTERRUPT register is set and IRQ/OC asserts. UVLO monitoring and interrupts cannot be disabled.

#### **Wake-Up Detection**

The MAX14827 detects an IO-Link wake-up condition on the C/Q line in push-pull, high-side (PNP), or low-side (NPN) operation modes. A wake-up condition is detected when the C/Q output is shorted for 80µs (typ). WU pulses low for 200µs (typ) when the device detects a wake-up pulse on C/Q (Figure 5).

In SPI mode, the WuInt bit in the INTERRUPT registeris set and IRQ/OC asserts when an IO-Link wake-up event is detected.

Wake-up detection can be disabled in SPI mode by setting the WU Dis bit in the MODE register to 0. Wake-up detection cannot be disabled in pin-mode.

The device includes a wake-up detection algorithm to avoid false wake-up detection on C/Q. The false wake-up blanking time is defined by the current limit blanking time. In pin-mode, this is 128µs. In SPI-mode, this is set by the CL BL0 and CL BL1 bits in the CURRLIM reigster.

#### Thermal Protection and Considerations

The internal LDOs and drivers can generate more power than the package for the devices can safely dissipate. Ensure that the driver and LDO loading is less than the package can dissipate. Total power dissipation for the device is calculated using the following equation:

$$P_{TOTAL} = P_{C/Q} + P_{DO} + P_{V5} + P_{33} + P_{24} + (2 \times P_{PU}) + (2 \times P_{PD})$$

where  $P_{C/Q}$  is the power generated in the C/Q driver,  $P_{DO}$  is the power dissipated by the DO driver,  $P_{V5}$  and  $P_{V33}$  are the power generated by the LDOs,  $P_{24}$  is the quiescent power generated by the device, and  $P_{PU}$  and  $P_{PD}$  are the power generated in the C/Q and DO weak pullup/pulldown current sources/sinks, respectively.

Ensure that the total power dissipation is less than the limits listed in the *Absolute Maximum Ratings* section.

Use the following to calculate the power dissipation (in mW) due to the C/Q driver:

$$P_{C/Q} = [I_{C/Q}(max)]^2 \times R_O$$

where RO driver on-resistance.

Calculate the internal power dissipation of the DO driver using the following equation:

$$P_{DO} = [I_{DO}(max)]^2 \times R_O$$

where RO driver on-resistance.

Calculate the power dissipation in the 5V LDO,  $V_5$ , using the following equation:

$$P_5 = (V_{24} - V_5) \times I_5$$

where I<sub>5</sub> includes the I<sub>33</sub> current sourced from V33.

Calculate the power dissipated in the 3.3V LDO, V33, using the following equation:

$$P_{33} = 1.7V \times I_{LOAD33}$$

Calculate the quiescent power dissipation in the device using the following equation:

$$P_{24} = I_{24}(max) \times V_{24}(max)$$

If the weak current sinks/sources are enabled, calculate their associated power dissipation as:

$$P_{PD} = I_{PD}(max) \times V_{C/Q}(max)$$
  
 $P_{PU} = I_{PU}(max) \times [V_{24} - V_{C/Q}](max)$ 

#### **Overtemperature Warning**

In SPI mode, the device generates interrupts when the junction temperature of any of the drivers (C/Q or DO) exceeds +140°C (typ) warning threshold. The TempW bit in the STATUS register is set and the TempWInt in the INTERRUPT register is set and  $\overline{IRQ}/\overline{OC}$  asserts under these conditions.

The TempW bit is cleared when the die temperature falls to +125°C. The INTERRUPT register must be read to clear the TempWInt bit and deassert IRQ/OC.

The device continues to operate normally unless the die temperature reaches the +165°C thermal shutdown threshold, when the device enters thermal shutdown.

The device does not generate overtemperature warnings when operating in pin-mode.

#### **Thermal Shutdown**

The C/Q and DO drivers, and the V5 and V33 regulators are automatically switched off when the junction temperature exceeds the +165°C (typ) thermal shutdown threshold. SPI communication and and the internal regulators are not disabled during thermal shutdown. In SPI mode, the ThShut bit in the STATUS register and the ThShutInt in the INTERRUPT register are set.

Regulators are automatically switched on when the internal die temperature falls below the thermal shutdown threshold plus hysteresis. If the internal V5 regulator is used, the internal registers return to their default state when the V5 regulator is switched back on.

### **Mode Selection Table**

OPERATING MODE	SPI/ PIN	UARTSEL	ENMPX Bit	CS/PP	PIN NAME	PIN FUNCTION	FUNCTION
					SDI/TX/NPN	NPN	Parallel configuration/monitoring
					SDO/RX/THSH	THSH	Parallel configuration/monitoring
				,	CLK/TXEN/200MA	200MA	Parallel configuration/monitoring
					CS/PP	PP	Parallel configuration/monitoring
PIN	L	×	×	LOW OR	ĪRQ/OC	<u>oc</u>	Parallel configuration/monitoring
FIIN	_	,	^	HIGH	RX	C/Q RX	Parallel configuration/monitoring/ UART communication
					TX	C/Q TX	Parallel configuration/monitoring/ UART communication
					TXEN	C/Q TXEN	Parallel configuration/monitoring/ UART communication
					SDI/TX/NPN	SDI	SPI configuration/monitoring
		L	0		SDO/RX/THSH	SDO	SPI configuration/monitoring
PARALLEL UART + SPI					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
	Н			LOW OR	CS/PP	CS	SPI configuration/monitoring
	''			HIGH	ĪRQ/OC	ĪRQ	SPI configuration/monitoring
					RX	C/Q RX	UART communication
					TX	C/Q TX	UART communication
					TXEN	C/Q TXEN	UART communication
					SDI/TX/NPN	SDI	SPI configuration/monitoring
					SDO/RX/THSH	SDO	SPI configuration/monitoring
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
				L	CS/PP	LOW	SPI configuration/monitoring
					ĪRQ/OC	ĪRQ	SPI configuration/monitoring
					RX	C/Q RX	UART communication
					TX	C/Q TX	UART communication
MULTIPLEXED	١.,	н			TXEN	C/Q TXEN	UART communication
UART/SPI	H		0		SDI/TX/NPN	C/Q TX	UART communication
					SDO/RX/THSH	C/Q RX	UART communication
					CLK/TXEN/200MA	C/Q TXEN	UART communication
					CS/PP	HIGH	
				Н	ĪRQ/OC	ĪRQ	SPI configuration/monitoring
					RX	C/Q RX	Active
					TX	C/Q TX	Ignored
					TXEN	C/Q TXEN	Ignored

### **Mode Selection Table (continued)**

OPERATING MODE	SPI/ PIN	UARTSEL	ENMPX Bit	CS/PP	PIN NAME	PIN FUNCTION	FUNCTION
					SDI/TX/NPN	SDI	SPI configuration/monitoring
					SDO/RX/THSH	SDO	SPI configuration/monitoring
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
		0			CS/PP	CS	SPI configuration/monitoring
		0			ĪRQ/OC	ĪRQ	SPI configuration/monitoring
	Н		- 1		RX		Active
				LOW	TX		Ignored
MULTIPLEXED					TXEN		Ignored
UART/SPI				OR HIGH	SDI/TX/NPN	C/Q TX	UART communication
					SDO/RX/THSH	C/Q RX	UART communication
					CLK/TXEN/200MA	C/Q TXEN	UART communication
					CS/PP		Not used
		1			ĪRQ/OC	ĪRQ	SPI monitoring
					RX		Active
					TX		Ignored
					TXEN		Ignored

### **Register Functionality**

The devices have four 8-bit-wide registers for configuration and monitoring (Table 1).

#### **Table 4. Register Summary**

REGISTER	ADD	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
INTERRUPT	00h	R	ThShutInt	WuInt	DoFaultInt	CQFaultInt	V24WInt	UV24Int	-	TempWInt
STATUS	01h	R	ThShut	DiLvl	DoFault	CQFault	V24W	UV24	CQLvI	TempW
MODE	02h	R/W	RST	WU_Dis	V33_Dis	ENMPX	V24WEn	CQFil	LED2b	LED1b
CURRLIM	03h	R/W	CL1	CL0	CLDis	CL_BL1	CL_BL0	TAr1	TAr0	ArEn
CQConfig	04h	R/W	Rx_Dis	CQ_WPD	CQ_WPU	CQDOPar	CQ_NPN	CQ_PP	CQ_Q	CQ_Dis
DIOConfig	05h	R/W	-	DO_WPD	DO_WPU	DO_AV	DO_NPN	DO_PP	DO_Q	DO_Dis

### **INTERRUPT Register [A2, A1, A0] = [000]**

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	ThShutInt	Wulnt	DoFaultInt	CQFaultInt	V24WInt	UV24Int	-	TempWInt
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The INTERRUPT register reflects current state of various fault conditions. The  $\overline{\text{IRQ/OC}}$  output asserts when any of the bits in the INTERRUPT register is set. INTERRUPT register bits are latched and are not cleared when the initiating condition is removed. Reading the INTERRUPT register clears all the bits and deasserts  $\overline{\text{IRQ/OC}}$ .  $\overline{\text{IRQ/OC}}$  reasserts only when another fault condition occurs.

BIT	NAME	DESCRIPTION
7	ThShutInt	<ul> <li>Thermal Shutdown Interrupt</li> <li>1: This bit is set when the MAX14827 has entered thermal shutdown mode. Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register.</li> <li>0: The MAX14827 is not in thermal shutdown.</li> </ul>
6	WuInt	Wake-Up Event Interrupt  1: This bit is set when an IO-Link wake-up condition is detected on the C/Q line.  0: No wake-up condition is detected.  The wake-up interrupt can be disabled by setting the WuDis bit to 1.

### INTERRUPT Register [A2, A1, A0] = [000] (continued)

ВІТ	NAME	DESCRIPTION
5	DoFaultInt	<ul> <li>DO Driver Fault Interrupt</li> <li>1: This bit is set when a fault occurs on the DO driver (over current or over heating). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register.</li> <li>0: No fault on the DO driver.</li> </ul>
4	CQ_FaultInt	<ul> <li>C/Q Driver Fault Interrupt</li> <li>1: This bit is set when a fault occurs on the C/Q driver (over current or over heating). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register.</li> <li>0: No fault on the C/Q driver.</li> </ul>
3	V24WInt	<ul> <li>V24 Low Voltage Warning Interrupt</li> <li>1: This bit is set when V<sub>24</sub> falls below the IO-Link low-voltage warning threshold fault (V<sub>24</sub> &lt; V<sub>24W</sub>). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register.</li> <li>0: V<sub>24</sub> is greater than the low-voltage warning threshold.</li> </ul>
2	UV24Int	<ul> <li>V24 Supply Undervoltage Interrupt</li> <li>1: This bit is set when V<sub>24</sub> falls below the UVLO threshold (V<sub>24</sub> &lt; V<sub>24UVLO</sub>). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register.</li> <li>0: V<sub>24</sub> is greater than the UVLO threshold.</li> </ul>
1	_	This bit is not used.
0	TempWInt	<ol> <li>Overtemperature Warning Interrupt</li> <li>This bit is set when the die temperature exceeds the warning threshold (T<sub>J</sub> &gt; T<sub>WRN</sub>).         Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the Status register.</li> <li>The die temperature has not exceeded the overtemperature warning threshold.</li> </ol>

### **STATUS Register [A2, A1, A0] = [000]**

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	ThShut	DiLvl	DoFault	CQFault	V24W	UV24	CQLvI	TempW
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The Status register reflects current state of various IC functions.

BIT	NAME	DESCRIPTION
7	ThShut	Thermal Shutdown Status  1: This bit is set when the MAX14827 has entered thermal shutdown mode.  0: This bit is cleared automatically when the device exits thermal shutdown.
6	DiLvl	<ul> <li>DI Logic Level</li> <li>1: This bit is set when the DI voltage is a logic high (V<sub>DI</sub> &lt; V<sub>TL</sub>).</li> <li>0: This bit is clear when the DI voltage is a logic low (V<sub>DI</sub> &gt; V<sub>TH</sub>).</li> </ul>
5	DoFault	<ul><li>DO Driver Fault Status</li><li>1: This bit is set when a fault occurs on the DO driver (over current or over heating).</li><li>0: This bit is cleared automatically when the fault on DO is removed.</li></ul>
4	CQ_Fault	<ul><li>C/Q Driver Fault Status</li><li>1: This bit is set when a fault occurs on the C/Q driver (over current or over heating).</li><li>0: This bit is cleared automatically when the fault on C/Q is removed.</li></ul>
3	V24W	<ul> <li>V24 Low Voltage Warning Status</li> <li>1: This bit is set when V24 falls below the IO-Link low-voltage warning threshold (V<sub>24</sub> &lt; V<sub>24W</sub>).</li> <li>0: This bit is cleared automatically when V24 rises above the low-voltage warning threshold.</li> </ul>
2	UV24	<ul> <li>V24 Supply Status</li> <li>1: This bit is set when V24 falls below the UVLO threshold (V<sub>24</sub> &lt; V<sub>24UVLO</sub>).</li> <li>0: This bit is cleared automatically when V24 rises above the UVLO threshold.</li> </ul>
1	CQLvI	<ul> <li>C/Q Logic Level</li> <li>1: This bit is set when the C/Q voltage is a logic high (V<sub>C/Q</sub> &lt; V<sub>TL</sub>).</li> <li>0: This bit is clear when the C/Q voltage is a logic low (V<sub>C/Q</sub> &gt; V<sub>TH</sub>).</li> </ul>
0	TempW	Overtemperature Warning  1: This bit is set when the die temperature exceeds the warning threshold (T <sub>J</sub> > T <sub>WRN</sub> ).  0: This bit is cleared automatically when the when the die temperature falls below the warning threshold and hysteresis (T <sub>J</sub> < T <sub>WRN</sub> - T <sub>WRN</sub> HYST).

### **MODE Register [A2, A1, A0] = [010]**

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	RST	WU_Dis	V33_Dis	ENMPX	V24WEn	CQFil	LED2b	LED1b
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset upon Read	N	N	N	N	N	N	N	N

Use the Mode register to configure the MAX14827 and manage the 3.3V LDO.

ВІТ	NAME	DESCRIPTION
7	RST	Register Reset  1: Reset all registers to their default power-up state. The Status register is cleared and IRQ deasserts (if asserted) when RST = 1. Interrupts are not generated while RST = 1.  0: Normal operation.
6	WU_Dis	Wake-Up Interrupt Disable/Enable  1: Wake-up detection is disabled.  0: Enable IO-Link wake-up detection.
5	V33_Dis	<ul><li>V33 Enable/Disable</li><li>1: Disable the V33 linear regulator.</li><li>0: Enable the V33 linear regulator.</li></ul>
4	ENMPX	<ul> <li>Enable/Disable SPI/UART Multiplexing</li> <li>1: Enable UART multiplexing on SPI interface pins. See the Mode Selection Table for more information.</li> <li>0: Disable UART multiplexing on SPI interface pins.</li> </ul>
3	V24WEn	<ul> <li>V24 Undervoltage Warning Enable</li> <li>1: Enable the V24 undervoltage warning interrupt. V24WInt is set when V24 falls below the UVLO threshold.</li> <li>0: Disable the V24 undervoltage warning interrupt.</li> </ul>
2	CQFil	<ul><li>C/Q Deglitch Filter Enable/Disable</li><li>1: Deglitch filter is disabled on RX.</li><li>0: Deglitch filter is enabled on RX.</li></ul>
1	LED2b	LED2 Driver Logic  1: Set the LED2 output high.  0: Set the LED2 output low.
0	LED1b	LED1 Driver Logic. 1: Set the LED1 output high. 0: LED1 output is driven by the LED1IN logic input.

### **CURRLIM Register [A2, A1, A0] = [011]**

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	CL1	CL0	CL_Dis	CL_BL1	CL_BL0	TAr1	TAr0	ArEN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The CURRLIM register sets the C/Q and DO driver current limits and the fixed off-time once the drivers have exceeded their individual thermal shutdown thresholds.

BIT	NAME	DESCRIPTION
7	CL1	Driver Current Limit Set the CL1 and CL0 bits to select the active current limit for the C/Q and DO drivers when CL_Dis = 0.
6	CL0	<ul> <li>00: Driver current limit is set to 50mA</li> <li>01: Driver current limit is set to 100mA</li> <li>10: Driver current limit is set to 200mA</li> <li>11: Driver current limit is set to 250mA</li> </ul>
5	CL_Dis	<ul><li>Driver Current Limit Disable/Enable</li><li>1: Disable the driver current limit for the C/Q and DO drivers.</li><li>0: Enable the driver current limit (as set by the CL1 and CL0 bits).</li></ul>
4	CL_BL1	Current Limit Blanking Time  Set the CL_BL1 and CL_BL0 bits to select the minimum blanking time to signal a current limit or thermal fault.
3	CL_BL0	<ul><li>00: Blanking time is 128μs</li><li>01: Blanking time is 500μs</li><li>10: Blanking time is 1ms</li><li>11: Blanking time is 5ms</li></ul>
2	TAr1	Auto-Retry Fixed Off-Time  Set the TAr1 and TAr0 bits to select the fixed driver off-time after a fault has been generated when auto-retry functionality is enabled (ArEn = 1). The driver is re-enabled automatically after the fixed off-delay.
1	TAr0	<ul><li>00: Fixed off-time is 50ms</li><li>01: Fixed off-time is 100ms</li><li>10: Fixed off-time is 200ms</li><li>11: Fixed off-time is 500ms</li></ul>
0	ArEN	<ol> <li>Auto-Retry Fixed Off-Time Enable/Disable</li> <li>Fixed off-time functionality is enabled. C/Q and DO drivers are disabled for a fixed time after an overcurrent or thermal fault occurs. The driver is re-enabled automatically after the fixed off-delay.</li> <li>Fixed off-time functionality is disabled. The driver is re-enabled after temperature falls below the thermal hysteresis.</li> </ol>

### **CQConfig Register [A2, A1, A0] = [100]**

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	RX_Dis	CQ_WPD	C/Q_WPU	C/QDOPar	C/Q_NPN	CQ_PP	CQ_Q	CQ_Dis
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	1
Reset Upon Read	N	N	N	N	N	N	N	N

Use the CQConfig register to control the C/Q driver and receiver parameters. All bits in the CQConfig register are readwrite.

BIT	NAME	DESCRIPTION
7	RX_Dis	Receiver Disable/Enable  1: The RX receiver output is disabled. RX is high impedance when disabled.  0: RX is enabled.
6	CQ_WPD	<ul><li>C/Q Weak Pull-Down Enable</li><li>1: Enable the weak pull-down current sink on the C/Q driver.</li><li>0: Disable the weak pull-down current sink on the C/Q driver.</li></ul>
5	CQ_WPU	<ul><li>C/Q Weak Pull-Up Enable</li><li>1: Enable the weak pull-up current source on the C/Q driver.</li><li>0: Disable the weak pull-up current source on the C/Q driver.</li></ul>
4	CQDOPar	<ul> <li>C/Q and DO Driver Tracking</li> <li>1: Enable C/Q and DO tracking. In this mode, both C/Q and DO switch as a function of the TX input or the CQ_Q bit.</li> <li>0: C/Q and DO operate independently.</li> </ul>
3	CQ_NPN	<ul> <li>C/Q Driver NPN/PNP Mode</li> <li>1: Enable NPN operation (when CQ_PP = 0) on the C/Q driver.</li> <li>0: Enable PNP operation (when CQ_PP = 0) on the C/Q driver.</li> <li>CQ_NPN is ignored when CQ_PP = 1.</li> </ul>
2	CQ_PP	<ul><li>C/Q Driver Push-Pull Mode</li><li>1: Enable push-pull operation on the C/Q driver.</li><li>0: Enable open-drain (PNP or NPN mode) operation on the C/Q driver.</li></ul>
1	ca_a	<ul> <li>C/Q Driver Output Logic</li> <li>1: Set the C/Q driver high (push-pull mode), set the C/Q PNP switch on (PNP mode), or set the C/Q NPN switch off (NPN mode). See Table 1.</li> <li>0: CQ is high impedance when CQ_Q = 0 and TXEN is low (or CQ_Dis = 1). CQ logic is the inverse of TX logic when TXEN is high (and CQ_Dis = 0) and CQ_Q = 0. See Table 1.</li> </ul>
0	CQ_Dis	<ul> <li>C/Q Driver Disable/Enable</li> <li>1: Disable the C/Q driver, regardless of the state of the TXEN input. The driver is high impedance in this mode.</li> <li>0: Status of the C/Q driver is determined by the TXEN input or CQ_Q bit.</li> </ul>

### DIOConfig Register [A2, A1, A0] = [101]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	-	DO_WPD	DO_WPU	DO_AV	DO_NPN	DO_PP	DO_Q	DO_Dis
Read/Write	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	1
Reset Upon Read	N	N	N	N	N	N	N	N

Use the DIOConfig register to control the DI and DO interfaces. All bits in the DIOConfig register are read-write.

BIT	NAME	DESCRIPTION
7	-	This bit is not used.
6	DO_WPD	<ul><li>DO Weak Pull-Down Enable</li><li>1: Enable the weak pull-down current sink on the DO driver.</li><li>0: Disable the weak pull-down current sink on the DO driver.</li></ul>
5	DO_WPU	<ul><li>DO Weak Pull-Up Enable</li><li>1: Enable the weak pull-up current source on the DO driver.</li><li>0: Disable the weak pull-up current source on the DO driver.</li></ul>
4	DO_AV	DO Antivalent Operation  1: Enable antivalent operation on the C/Q and DO outputs. In this mode, DO switches as a function of the LO input or the DO_Q bit, but with opposite logic. If CQDOPar = 1, both C/Q and DO switch as a function of TX and/or CQ_Q, but with opposite logic.  0: C/Q and DO switch with normal polarity.
3	DO_NPN	DO Driver NPN/PNP Mode  1: Enable NPN operation (when DO_PP = 0) on the DO driver.  0: Enable PNP operation (when DO_PP = 0) on the DO driver.  DO_NPN is ignored when DO_PP = 1.
2	DO_PP	DO Driver Push-Pull Mode  1: Enable push-pull operation on the DO driver.  0: Enable open-drain (PNP or NPN mode) operation on the DO driver.
1	DO_Q	<ul> <li>DO Driver Output Logic</li> <li>1: Set the DO driver high (push-pull mode), set the DO PNP switch on (PNP mode), or set the DO NPN switch off (NPN mode). See Table 1.</li> <li>0: DO logic is the inverse of LO logic when DO_Dis = 0 and DO_Q = 0. See Table 1.</li> </ul>
0	DO_Dis	DO Driver Disable/Enable  1: Disable the DO driver. DO is high impedance when disabled.  0: State of the DO driver is determined by the LO input or the DO_Q bit.

### **SPI Interface**

The device communicates through an SPI-compatible 4-wire serial interface. The MAX14827 supports burst read/write access. The maximum SPI clock rate for the device is 12MHz. The SPI interface complies with clock

polarity CPOL = 0 and clock phase CPHA = 0 (see  $\underline{\text{Figure}}$  7 and  $\underline{\text{Figure 8}}$ ).

The SPI interface is not available when  $\mathsf{V}_5$  or  $\mathsf{V}_L$  are not present.




Figure 7. SPI Write Cycle




Figure 8. SPI Read Cycle

#### **SPI Burst Access**

Burst access allows writing or reading in one block, by only defining the initial register address in the SPI command byte. Once the initial SPI address is received, the MAX14827 automatically increments the register after each SPI data byte. Efficient programming of multiple consecutive registers is thus possible. Chip select,  $\overline{\text{CS}}$ /PP, must be kept low during the whole write/read cycle.

The SPI clock continues clocking throughout the burst access cycle. The burst cycle ends when the SPI master pulls  $\overline{\text{CS}}/\text{PP}$  high.

### **Applications Information**

#### Microcontroller Interfacing

The logic levels of the microcontroller interface I/Os are defined by  $V_L$ . Apply a voltage from 2.5V to 5.5V to VL for normal operation. Logic outputs are supplied by VL.

The device can be configured for simultaneous or multiplexed UART communication. When configured for a multiplexed UART interface, the SPI interface and UART interface pins are shared. See the Mode Selection Table for more information.

#### **Transient Protection**

Inductive load switching, ESD, bursts, and surges create high transient voltages. V24, C/Q, DI, and DO should be protected against high overvoltage and undervoltage transients. Positive voltage transients on V24, C/Q, DO, and DI must be limited to +70V relative to GND. Negative voltage transients must be limited to -70V relative to V24. Use protection diodes on C/Q, DO, and DI as shown in Figure 9.

For standard ESD and burst protection demanded by the IO-Link specification, small package TVS can be used (like the uClamp3603T or the SPT01-335). If higher level surge ratings need to be achieved (IEC 61000-4-5  $\pm$ 1kV/ 42 $\Omega$ ), SMAJ33A or SMBJ36A TVS protectors can also be used.

# Using an External Transistor with the 5V Regulator

The internal 5V regulator (V5) can provide up to 30mA of total load current (including the current on to the V33 LDO) when V5 is connected to REG. To achieve larger




Figure 9. MAX14827 Operating Circuit with TVS Protection

load currents or to shunt the power dissipation away from the MAX14827, an external NPN transistor can be connected as shown in Figure 10.

Select an NPN transistor with high VCE voltage to support the max L+ supply voltage. In order to protect the NPN transistor against reverse polarity of the L+ / L- supply terminals, connect a silicon or a Schottky diode in series with the NPN transistor's collector that has a reverse voltage capability large enough for reverse connected L+/L-. A  $1\mu F$  capacitor on the V5 is required for stability.

# Using an Step-Down Regulator with the 5V Regulator

To decrease power dissipation in the MAX14827, V5 can be powered by an external step-down regulator. Connect the external regulator's output to the V5 input and leave REG unconnected. (Figure 11)




Figure 10. Using an External NPN Transistor with the 5V Regulator




Figure 11. Using an External Step-Down with the 5V Regulator

#### Shared SPI/UART Interface

<u>Figure 12</u> is an example of the use of a minimum pincount microcontroller. A microcontroller serial port, which supports both UART and SPI functions, is used for managing both transceiver control (SPI) and IO-Link data communication (UART). The microcontroller's

shared UART and SPI interface pins are multiplexed. The transceiver's SPI is typically only used for configuration at power-up and occasionally afterwards for reconfiguration, and diagnostics. During an IO-Link master-device communication cycle, the idle time on the C/Q interface can be used for SPI activity. This is possible by slightly increasing the IO-Link device' minimum cycle time.




Figure 12. Multiplexed SPI/UART Mode Configuration

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX14827ATG+	-40°C to +125°C	24 TQFN-EP*
MAX14827ATG+T	-40°C to +125°C	24 TQFN-EP*
MAX14827AWA+	-40°C to +125°C	25 WLP
MAX14827AWA+T	-40°C to +125°C	25 WLP

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

### **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
24 TQFN-EP	T2444+4	<u>21-0139</u>	90-0022
25 WLP	W252L2+1	21-0787	Refer to Application Note 1891

<sup>\*</sup>EP = Exposed pad.

T = Tape & Reel.

### **Revision History**

REVI:	-	REVISION DATE	DESCRIPTION	PAGES CHANGED
C		12/15	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331