

6-Channel, 14-Bit, Current Output DAC with On-Chip Reference, SPI Interface

Data Sheet **[AD5770R](https://www.analog.com/AD5770R?doc=AD5770R.pdf)**

FEATURES

6-channel, current output DAC 14-bit resolution Programmable output current ranges Channel 0: 0 mA to 300 mA, −60 mA to +300 mA, −60 mA to 0 mA Channel 1: 0 mA to 140 mA, 0 mA to 250 mA Channel 2: 0 mA to 55 mA, 0 mA to 150 mA Channel 3, Channel 4, Channel 5: 0 mA to 45 mA, 0 mA to 100 mA All current sourcing output ranges scale back by up to 0.5× 1.25 V, on-chip voltage reference Integrated precision reference resistor SPI interface Reset function Output current monitor Compliance voltage monitor Die temperature monitor Integrated thermal shutdown 49-ball, 4 mm × 4 mm WLCSP package Operating temperature: −40°C to +105°C

APPLICATIONS

Photonics control LED driver programmable current source Current mode biasing

GENERAL DESCRIPTION

The AD5770R is a 6-channel, 14-bit resolution, low noise, programmable current output, digital-to-analog converter (DAC) for photonics control applications. The device incorporates a 1.25 V, on-chip voltage reference, a 2.5 kΩ precision resistor for reference current generation, die temperature, output monitoring functions, fault alarm, and reset functions.

The AD5770R contains five 14-bit resolution current sourcing DAC channels and one 14-bit resolution current sourcing and sinking DAC channel.

Channel 0 can be configured to sink up to 60 mA and source up to 300 mA. Channel 1 to Channel 5 have multiple programmable output current sourcing ranges set by register access.

Each DAC operates with a wide power supply rail from 0.8 V to AVDD − 0.4 V for optimizing power efficiency and thermal power dissipation.

The AD5770R operates from a 2.9 V to 5.5 V AVDD supply and is specified over the −40°C to +105°C temperature range.

FUNCTIONAL BLOCK DIAGRAM

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5770R.pdf&product=AD5770R&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2019 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

TABLE OF CONTENTS

REVISION HISTORY

11/2019-Rev. 0 to Rev. A

2/2019-Revision 0: Initial Version

SPECIFICATIONS

AVDD = DVDD = 2.9 V to 5.5 V, PVDD = 0.8 V to AVDD – 0.4 V, AVEE = -3.0 V to 0 V, 2.5 V ≤ PVDD – AVEE ≤ 5.5 V, IOVDD = 1.65 V to 5.5 V, AVEE ≤ PVEE0 ≤ 0 V, AVDD − PVEE0 ≤ 5.5 V, VREF = 1.25 V external voltage reference, ambient temperature (T_A) = −40°C to +105°C, unless otherwise noted.

Table 1.

1 See th[e Terminology s](#page-23-1)ection.

² See the Precision R_{SET} Resistor section for more information about the internal and external R_{SET} resistors.
³ When sourcing current, the output compliance voltage is the maximum voltage at the IDAC v nin, for w

When sourcing current, the output compliance voltage is the maximum voltage at the IDACx pin, for which the output current is within 0.1% of the measured fullscale range. When sinking current on Channel 0, the output compliance voltage is the minimum voltage at the IDAC0 pin, for which the output current is within 0.1% of the measured zero-scale current.

⁴ The active low ALARM pin can be configured as an open drain. Refer to th[e ALARM s](#page-29-0)ection.
⁵ The internal temperature sensing diode can be biased with an internal or external current. Refer to the Internal Die Temperat

AC PERFORMANCE CHARACTERISTICS

 $AVDD = DVD = 2.9 V$ to 5.5 V, $PVDD = 0.8 V$ to $AVDD - 0.4 V$, $AVE = -3.0 V$ to 0 V, $2.5 V \le PVDD - AVEE \le 5.5 V$, IOVDD = 1.65 V to 5.5 V, AVEE ≤ PVEE0 ≤ 0 V, AVDD − PVEE0 ≤ 5.5 V, VREF = 1.25 V external voltage reference, TA = 25°C, unless otherwise noted.

Table 2.

1 See th[e Terminology s](#page-23-1)ection. 2 Temperature range is −40°C to +105°C, typically at 25°C.

TIMING SPECIFICATIONS

 1 t $_7$ ≥ 250 ns only applies to the first SCLK rising edge to CS rising edge after LDAC $_{\rm (DLELOW)}$ falling edge. t $_7$ ≥ 0 ns applies for all other SCLK rising edge to CS rising edge. Refer t[o Figure 3.](#page-7-1)

TIMING DIAGRAMS

Figure 3. LDAC Idle Low Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted

Table 5.

¹ Digital inputs include SCLK, SDI, <u>RESET, a</u>nd LDAC.
² Digital outputs include SDO and ALARM.

² Digital outputs include SDO and ALARM

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional soperation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

Table 6. Thermal Resistance

¹ Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with 16 thermal vias. See JEDEC JESD51.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

	BALL A1 INDICATOR AD5770R						
	1	$\mathbf{2}$	3	4	5	6	$\overline{7}$
A	IDAC0	PVDD ₀	IDAC2	PVDD ₂	CDAMP IDAC1	PVDD ₁	IDAC1
в	IDAC0	PVDD ₀	PVDD ₅	CDAMP IDAC2	PVDD4	PVDD ₁	IDAC1
C	PVEE0	CDAMP IDAC0	IDAC5	AGND	IDAC4	PVDD3	IDAC3
D	DNC	AVEÈ	CDAMP IDAC5	AVEÈ	CDAMP IDAC4	DNC	CDAMP IDAC3
E	IREF	REFGND	DNC	AGND	AVDD	DNC	$\overline{\text{cs}}$
F	VREF_IO	ALARM	DGND	DGND	DVDD	LDAC	∕ SDI)
G	CREF	RESET	MUX OUT	CREG	SDO	IOVDD	SCLK

TOP VIEW (BALL SIDE DOWN) Not to Scale

NOTES 1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THESE PINS.

16128-004 16128-004

Figure 4. Pin Configuration

Table 7. Pin Function Descriptions

¹ AO is analog output, S is power, AI is analog input, DNC is do not connect, AI/O is analog input and output, DI is digital input, and DO is digital output.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5. INL Error vs. DAC Code (Channel 0, 0 mA to 300 mA Range)

Figure 6. INL Error vs. DAC Code (Channel 1, 0 mA to 250 mA Range)

Figure 7. INL Error vs. DAC Code (Channel 2, 0 mA to 150 mA Range)

Figure 8. INL Error vs. DAC Code (Channel 3, 0 mA to 100 mA Range)

Figure 9. INL Error vs. DAC Code (Channel 4, 0 mA to 100 mA Range)

Figure 10. INL Error vs. DAC Code (Channel 5, 0 mA to 100 mA Range)

16128-102

Figure 11. DNL Error vs. DAC Code (Channel 0, 0 mA to 300 mA Range)

Figure 13. DNL Error vs. DAC Code (Channel 2, 0 mA to 150 mA Range)

Figure 14. DNL Error vs. DAC Code (Channel 3, 0 mA to 100 mA Range)

Figure 15. DNL Error vs. DAC Code (Channel 4, 0 mA to 100 mA Range)

16128-108

Figure 17. INL Error vs. DAC Code for Various Temperatures (Channel 0, 0 mA to 300 mA Range)

Figure 18. INL Error vs. DAC Code for Various Temperatures (Channel 1, 0 mA to 250 mA Range)

Figure 19. INL Error vs. DAC Code for Various Temperatures (Channel 2, 0 mA to 150 mA Range)

Figure 20. INL Error vs. DAC Code for Various Temperatures (Channel 3, 0 mA to 100 mA Range)

Figure 21. INL Error vs. DAC Code for Various Temperatures (Channel 4, 0 mA to 100 mA Range)

Figure 22. INL Error vs. DAC Code for Various Temperatures (Channel 5, 0 mA to 100 mA Range)

16128-114

16128-114

Figure 23. DNL Error vs. DAC Code for Various Temperatures (Channel 0, 0 mA to 300 mA Range)

Figure 24. DNL Error vs. DAC Code for Various Temperatures (Channel 1, 0 mA to 250 mA Range)

0 mA to 150 mA Range)

Figure 26. DNL Error vs. DAC Code for Various Temperatures (Channel 3, 0 mA to 100 mA Range)

Figure 27. DNL Error vs. DAC Code for Various Temperatures (Channel 4, 0 mA to 100 mA Range)

Figure 28. DNL Error vs. DAC Code for Various Temperatures (Channel 5, 0 mA to 100 mA Range)

16128-120

16128-

120

Figure 29. Zero-Scale Error vs. Temperature

Figure 33. Total Unadjusted Error vs. DAC Code for Various Temperatures (Channel 0, 0 mA to 300 mA Range)

Figure 34. Total Unadjusted Error vs. DAC Code for Various Temperatures (Channel 1, 0 mA to 250 mA Range)

Figure 35. Total Unadjusted Error vs. DAC Code for Various Temperatures (Channel 2, 0 mA to 150 mA Range)

Figure 36. Total Unadjusted Error vs. DAC Code for Various Temperatures (Channel 3, 0 mA to 100 mA Range)

Figure 37. Total Unadjusted Error vs. DAC Code for Various Temperatures (Channel 4, 0 mA to 100 mA Range)

Figure 38. Total Unadjusted Error vs. DAC Code for Various Temperatures (Channel 5, 0 mA to 100 mA Range)

Figure 41. CH0 Output Current vs. PVDD0 Headroom for Various Temperatures

Figure 42. CH1 Output Current vs. PVDD1 Headroom for Various Temperatures

Figure 43. CH2 Output Current vs. PVDD2 Headroom for Various Temperatures

Figure 44. CH3 Output Current vs. PVDD3 Headroom for Various Temperatures

Figure 45. CH4 Output Current vs. PVDD4 Headroom for Various Temperatures

Figure 46. CH5 Output Current vs. PVDD5 Footroom for Various Temperatures

Figure 47. CH0 Output Current vs. PVEE0 Footroom for Various Temperatures

Figure 48. AC PSRR vs. Frequency (All Ranges)

Figure 49. DC Output Impedance vs. Full-Scale Output Current (All Ranges)

16128-195

16128-195

16128-197

197 16128-

Figure 56. Analog Crosstalk

Figure 63. AVDD Supply Current (IAVDD) vs. Supply Voltage for Five AD5770R Devices

Figure 64. DVDD Supply Current (I_{DVDD}) vs. Supply Voltage for Five AD5770R Devices

Figure 65. IOVDD Supply Current vs. IOVDD Supply Voltage for Five AD5770R Devices

Figure 66. IOVDD Supply Current vs. IOVDD Supply Voltage for Five AD5770R Devices

Figure 67. IAVDD VS. Temperature for Ten AD5770R Devices

Figure 68. I_{DVDD} vs. Temperature for Ten AD5770R Devices

Figure 69. I_{DVDD} vs. Temperature

TERMINOLOGY

TUE

Total unadjusted error is a measure of the output error taking all the various errors into account, namely INL error, offset error, gain error, and output drift over supplies, temperature, and time. TUE is expressed in % FSR.

Relative Accuracy or Integral Nonlinearity (INL)

Relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. Typical INL error vs. DAC code plots are shown i[n Figure 5 t](#page-11-1)[o Figure 10.](#page-11-2)

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. Typical DNL error vs. DAC code plots are shown in [Figure 11 t](#page-12-0)[o Figure 16.](#page-12-1)

Zero-Scale Error

Zero-scale error is a measurement of the output error when zero code (0x0000) is loaded to the DAC register. Zero code error is expressed in μA.

Zero-Scale Error Temperature Coefficient

Zero code error drift is a measure of the change in zero code error with a change in temperature. It is expressed in nA/°C.

Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed as % FSR.

Gain Error Temperature Coefficient

Gain temperature coefficient is a measurement of the change in gain error with changes in temperature. It is expressed in ppm of FSR/°C.

Offset Error

Offset error is a measurement of the difference between I_{OUT} x (actual) and I_{OUTX} (ideal), expressed in μ A, in the linear region of the transfer function. Offset error can be negative or positive.

Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. It is expressed in μA/°C.

DC Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in IOUTx to a change in AVDD for a full-scale output of the DAC. It is measured in μA/V.

Output Settling Time

Output settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a zero-scale to full-scale input change and is measured from the falling edge of LDAC.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nA-sec, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x1FFF to 0x2000 for the AD5770R).

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nA-sec and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC when monitoring another DAC maintained at midscale. It is expressed in nA-sec.

Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nA-sec.

DAC to DAC Crosstalk

DAC to DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0s to all 1s and vice versa), using the write to and update commands when monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nA-sec.

Output Noise Spectral Density

Output noise spectral density is a measurement of the internally generated random noise. Random noise is characterized as a spectral density (nA/√Hz). It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in nA/√Hz.

Multiplexer Switching Glitch

The multiplexer switching glitch is a measure of the impulse injected into the analog output of the DAC when the monitor mux is changed to monitor a different channel.

AC Power Supply Rejection Ratio (AC PSRR)

AC power supply rejection ratio is a measure of the rejection of the output current to ac changes in the power supplies applied to the DAC. AC PSRR is measured for a given amplitude and frequency change in power supply voltage and is expressed in decibels.

THEORY OF OPERATION **DIGITAL TO ANALOG CONVERTER**

The AD5770R is a 6-channel, 14-bit, serial input, current output DAC capable of multiple low noise output current ranges with high power efficiency. Each of the six DACs has a segmented current steering architecture, chosen to achieve low glitch performance when changing codes.

PRECISION REFERENCE CURRENT GENERATION

The AD5770R requires a 500 μA precision reference current for all four DAC cores, which is generated using a 1.25 V voltage reference and a 2.5 k Ω precision R_{SET} resistor. The AD5770R integrates an internal 1.25 V voltage reference and 2.5 kΩ internal precision RSET resistor for this function. The AD5770R can also use an external voltage reference and external precision RSET resistor for the reference current generation. Ensure that the voltage reference and the precision R_{SET} resistor have low noise, high accuracy, and low temperature drift to help minimize the overall IDACx gain error and gain error drift[. Table 1 o](#page-2-1)utlines the performance specifications of the AD5770R with both the internal reference and internal R_{SET} resistor, and an external 1.25 V reference and external precision RSET resistor.

Voltage Reference

The AD5770R can use an external voltage reference for the precision reference current generation. The external reference voltage can be either 1.25 V or 2.5 V, configured by writing to the REFERENCE_VOLTAGE_SEL bits in the reference register. When the user selects the 2.5 V external voltage reference option, an internal voltage divider attenuates to achieve the 1.25 V required.

The device powers up with the external 2.5 V reference voltage option selected.

The AD5770R integrates a low noise, on-chip, 15 ppm/°C, 1.25 V voltage reference that can be used as the voltage reference. The on-chip reference is powered down by default and is enabled when the REFERENCE_VOLTAGE_SEL bits in the reference register select the internal reference.

The buffered 1.25 V internal reference voltage can be made available at the VREF_IO pin for use as a system reference.

Regardless of the voltage reference scheme used, it is recommended that a 100 nF capacitor is placed between the CREF pin and AGND to achieve specified performance. A simplified diagram of the voltage reference configuration is shown in [Figure 70.](#page-24-2)

When the internal 1.25 V reference is selected and made available on the VREF_IO pin, switch SWA1 and switch SWA2 are closed, and switch SWA3 is connected to switch SWA2.

When the internal 1.25 V reference is selected but not made available on the VREF_IO pin, switch SWA1 is open, switch SWA2 is closed, and switch SWA3 is connected to switch SWA2. When the external 1.25 V reference option is selected, switch SWA1 is closed, switch SWA2 is open, and switch SWA3 is connected to switch SWA2.

When the external 2.5 V option is selected, switch SWA1 and switch SWA2 are open and switch SWA3 is connected to the resistor divider shown i[n Figure 70.](#page-24-2)

Precision R_{SET} Resistor

The AD5770R integrates an on-chip 2.5 k Ω (10 ppm/°C, 0.1%) precision RSET resistor that can be used for the reference current generation. If required, an external precision R_{SET} resistor can be used for reference current generation. The user selects an internal or an external reference resistor by writing to the REFERENCE_ RESISTOR_SEL bit in the reference register. The AD5770R powers up with the internal precision R_{SET} resistor selected.

The AD5770R integrates fault protection circuitry when using an external resistor. The AD5770R automatically switches from an external to an internal resistor if the external resistor option is selected, and if the external resistance is below the minimum specification. A simplified diagram of the how the reference resistor is configured by changing switch SWB1 is shown i[n Figure 70.](#page-24-2)

DIAGNOSTIC MONITORING

The AD5770R diagnostic feature allows the user to monitor output compliance voltages, output currents, and the internal die temperature of the device. The output compliance voltages, which are voltages representative of output current and internal die temperature, are multiplexed on-chip and are available on the MUX_OUT pin and can be measured using an external ADC.

Diagnostics monitoring is disabled on power up and can be enabled by writing to the MON_FUNCTION bits in the MONITOR_SETUP register.

[AD5770R](https://www.analog.com/AD5770R?doc=AD5770R.pdf) Data Sheet

The AD5770R integrates a voltage buffer on the multiplexer output to ease system design. The multiplexer buffer is disabled and bypassed on power up. The multiplexer buffer is enabled by setting the MUX_BUFFER bit in the MONITOR_SETUP register.

Compliance Voltage Monitoring

When the MON_FUNCTION bits in the MONITOR SETUP register are set to select output voltage monitoring, the output compliance voltage of the selected DAC channel is multiplexed onto the MUX_OUT pin. The IDACx channel to be monitored is selected using the MON_CH bits in the MONITOR_SETUP register.

Output Current Monitoring

When the MON_FUNCTION bits in the MONITOR_SETUP register select output current monitoring, a voltage representation of the output current of the selected DAC channel is multiplexed onto the MUX_OUT pin. The output current can only be monitored in current sourcing mode. The IDACx channel to be monitored is selected using the MON_CH bits in the MONITOR_ SETUP register.

The output current is calculated by

$$
I_{\text{SOURCE}} = \frac{I_{\text{FULISCALE}} \times (V_{\text{MUX}} - V_{\text{OS}})}{400 \text{ mV}} \tag{1}
$$

where:

ISOURCE is the output current being sourced.

IFULLSCALE is the full-scale output current.

VMUX is the measured voltage at the MUX_OUT pin. *VOS* is the monitor offset voltage, nominally 28 mV.

Uncalibrated, the current monitoring feature is accurate to within 10% of the full-scale output range. To improve the accuracy of the current monitor feature, calibrate V_{OS} by measuring the voltage at the MUX_OUT pin at zero scale. To calibrate the 400 mV term, measure the voltage at the MUX_OUT pin at full scale.

For 0 mA to 140 mA low headroom mode on Channel 1, use a value of 250 mA for IFULLSCALE.

Internal Die Temperature Monitoring

When temperature monitoring is selected in the MONITOR_ SETUP register, a voltage representation of the internal die temperature is multiplexed onto the MUX_OUT pin. To monitor the internal die temperature, a precision current is forced through a diode on the chip, and the voltage across the diode is multiplexed onto the MUX_OUT pin. Choose to use an external bias current for the temperature monitoring function by setting the IB_EXT_EN bit high in the MONITOR_SETUP register. The external bias current must be forced into the MUX_OUT pin. The multiplexer buffer must be bypassed when using an external bias current for temperature monitoring.

Using the internal bias current with the IB_EXT_EN bit set low, calculate the internal die temperature as follows:

$$
T = \frac{700 \, mV - V_D}{1.8 \, mV} + 25\tag{2}
$$

where:

T is the die temperature (°C).

VD is the diode voltage.

Using an external bias current of 100 μA, with the IB_EXT_EN bit set high, the internal die temperature can be calculated as follows:

$$
T = \frac{880 \, mV - V_D}{1.3 \, mV} + 25 \tag{3}
$$

When using an external bias current of 200 μA, with the IB_EXT_EN bit set high, the die temperature can be calculated as follows:

$$
T = \frac{1.04 V - V_D}{0.9 mV} + 25
$$
 (4)

SERIAL INTERFACE

The AD5770R has a 4-wire $(\overline{CS}, \text{SCLK}, \text{SDI}, \text{and SDO})$ interface that is compatible with SPI, QSPI, and MICROWIRE interface standards as well as most digital signal processors (DSPs).

For both read and write SPI transactions, data must be valid on the rising edge of SCLK (SCLK clock polarity = 0, SCLK clock phase = 0). For all SPI transactions, data is shifted MSB first. Communication with the device is separated into two distinct phases of operation. The first phase is the instruction phase and is used to initiate some action of the device. The second phase is the data phase where data is either passed to the device to operate on or received from the device in response to the instruction phase. [Figure 71 i](#page-25-2)llustrates the SPI transaction phases.

Instruction Phase

The instruction phase immediately follows the falling edge of CS that initiates the SPI transaction. The instruction phase consists of a read/write bit (R/\overline{W}) followed by a register address word. Setting R/W high selects a read instruction. Setting R/W low selects a write instruction. The address word is 7 bits long. The register address sent in the instruction phase is used as the starting address to start writing or reading from. Refer to [Table 12](#page-34-3) and [Table 13 f](#page-34-4)or a full list of registers and the associated addresses.

Data Phase

The data phase immediately follows the instruction phase. When a write instruction is sent to the device, data is written to the register location selected. When a read instruction is sent to the device, data stored in the register location selected is shifted out on the SDO pin.

SPI Frame Synchronization

The $\overline{\text{CS}}$ pin is used to frame data during an SPI transaction. A falling edge on \overline{CS} initiates a SPI transaction. Deasserting \overline{CS} during a SPI transaction terminates part or all of the data transfer. If \overline{CS} is deasserted (returned high) before the instruction phase is complete, the transaction aborts and the AD5770R returns to the ready state. If CS is deasserted before the first data word is written, the transaction aborts and the AD5770R returns to the ready state. If $\overline{\text{CS}}$ is deasserted after one or more data words have been written, those completed data words are written or read, but any partial written data words are aborted.

Streaming Mode

The CS pin can be held low, and multiple data bytes can be shifted during the data phase, which reduces the amount of overhead associated with data transfer. This mode of operation is known as streaming mode. When in streaming mode, the register address sent in the instruction phase is automatically incremented or decremented after each byte of data is processed. The ADDR_ASCENSION_MSB bit and ADDR_ASCENSION_ LSB bit in the INTERFACE_CONFIG_A register selects the address increment or decrement. The default operation is to decrement addresses when streaming data. [Figure 72 i](#page-26-0)llustrates a streaming mode SPI write transaction in which the six input registers are accessed using only a single instruction byte. The register address is automatically decremented after each data byte is processed. [Figure 73 i](#page-26-1)llustrates a streaming mode SPI read transaction in which the six DAC registers are accessed using a decrementing address.

Single Instruction Mode

When the single instruction bit is set in the INTERFACE_ CONFIG_B register, streaming mode is disabled, and the AD5770R is placed in single instruction mode. In single instruction mode, the internal SPI state machine resets after the data phase as if $\overline{\text{CS}}$ was deasserted, and awaits the next instruction. Single instruction mode forces each data phase to **CS**

be preceded with a new instruction phase even though the CS line has not been deasserted by the SPI master. Single instruction mode allows the user to access one or more registers in a single synchronization frame without having to deassert the CS line after each data bye. The default for this bit is cleared, resulting in streaming mode being enabled.

[Figure 74](#page-27-0) illustrates an SPI transaction in single instruction mode in which the following sequence of events occur:

- 1. Sets the output range of Channel 1.
- 2. Enables the output of Channel 1.
- 3. Writes to the Channel 1 DAC register.
- 4. Reads the status register.

Multibyte Registers

If writing to a multibyte register, CS must be held low for the whole transaction for the write to be valid. The address used must be the address of the most significant byte. The ADDR_ ASCENSION_MSB bit and the ADDR_ASCENSION_LSB bit in the INTERFACE_CONFIG_A register must be cleared. This applies when reading or writing to any multibyte register in both single instruction mode and streaming mode[. Figure 75](#page-27-0) illustrates a multibyte register access. The AD5770R contains 14 multibyte registers, as follows:

- Six input registers.
- Six DAC registers.
- One input page mask register.
- One DAC page mask register.

Figure 73. Streaming Mode SPI Read Transaction with Decrementing Address

RESET FUNCTION

The AD5770R has an asynchronous RESET pin. For normal operation, $\overline{\text{RESET}}$ is tied high. Asserting the $\overline{\text{RESET}}$ pin to logic low for at least 10 ns resets all registers to their default values. The reset function takes 100 ns, maximum. Data must not be written to the device during this time.

The AD5770R has a software reset function that performs the same function as the RESET pin, with the exception of not resetting the INTERFACE_CONFIG_A register. The reset function is activated by setting the SW_RESET_MSB and SW_RESET_LSB bits in the INTERFACE_CONFIG_A register. The SW_RESET_MSB and SW_RESET_LSB bits clear automatically during a software reset.

A reset function must not be performed when the TEMP_ WARNING bit in the status register is high. Ensure that the device reads the correct trim values from the internal memory.

LOAD DAC

The AD5770R DAC consists of double buffered registers for the DAC code. Data for one or many channels can be written to the input register without changing the DAC outputs. A load DAC command issued to the device transfers input register content into the DAC register, updating the DAC output.

Hardware LDAC Pin

The AD5770R has an active low LDAC pin that can synchronize updates to the outputs of the DACs. When $\overline{\text{LDAC}}$ is held high, DAC codes can be written to the input registers of the DAC without affecting the output. When LDAC is taken low, the contents of the input register are transferred to the DAC register of the corresponding channel, and the output updates. The LDAC idle high behavior is shown in [Figure 2.](#page-7-2)

When the $\overline{\text{LDAC}}$ pin is held low before the last rising edge of $\overline{\text{CS}}$ prior to the beginning of a new SPI transaction and the input registers contents are modified, the update to the DAC output happens when the LSB of the DAC input register is written. The LDAC idle low behavior is shown in [Figure 2 a](#page-7-2)nd [Figure 3.](#page-7-1)

The LDAC pin functionality can be masked for any or all channels by configuring the corresponding HW_LDAC_ MASK_CHx bits high in the HW_LDAC register, which is

useful in cases where only a selection of channels are required to update synchronously.

Software LDAC

It is possible to transfer data from any or all input registers to the corresponding DAC registers with a write to the SW_LDAC register, which is useful in cases where only a selection of channels are required to update synchronously.

Setting the SW_LDAC register for any channel updates the selected channels DAC register with the input register contents. The contents of the SW_LDAC register clear to 0x00 after a software LDAC operation.

INPUT PAGE MASK REGISTER

Following a write to the input page mask register, the code loaded into this register is copied into the input register of any channels selected in the CH_SELECT register.

DAC PAGE MASK REGISTER

Following a write to the DAC page mask register, the DAC code loaded into this register is copied into the DAC register of any channels selected in the CH_SELECT register.

OUTPUT STAGES

Each of the six AD5770R channels has a programmable current output stage that sets the required output current.

Channel 0 Sink Current Generator

To sink current on Channel 0, the sink current generator must be enabled by setting the CH0_SINK_EN bit in the CHANNEL_ CONFIG register to one. On power-up, the sink current generator is enabled.

Output Shutdown

On power-up, the outputs of each channel are in shutdown mode. When a DAC output is in shutdown mode, the output current is set to 0 mA. However, the bias circuitry for each IDACx channel remains powered up, and only the output is shut down. The shutdown bits for each register are located in the CHANNEL_ CONFIG register. When changing between output modes on a DAC channel, the output stage of the channel must be shut down to prevent glitches on the output.

Channel 0

Channel 0 of the AD5770R sinks up to 60 mA and sources up to 300 mA of current. This channel has three different modes of operation. The CH0_MODE bits in the OUTPUT_RANGE_CH0 register configure the different modes. The configuration options for Channel 0 are listed in Table 8.

On power-up, Channel 0 defaults to the 0 mA to 300 mA range.

Channel 0 has a sinking only mode of −60 mA to 0 mA. In this mode, the DAC has a zero-scale output of −60 mA and a full-scale output of 0 mA. To enter this mode safely without output glitches, the output must be shut down first by setting CH0_SHUTDOWN_B high in the CHANNEL_CONFIG register.

Channel 0 has a sourcing and sinking mode where the DAC has a zero-scale output of −60 mA and a full-scale output of +300 mA. To reduce glitches on the output of Channel 0, CH0_MODE must be configured before taking the output out of shutdown.

Channel 1

Channel 1 can be set up to source 0 mA to 140 mA or 0 mA to 250 mA. The full-scale output range for Channel 1 must be set

Table 8. Output Range Mode Register Setup

by writing to the CH1_MODE bits of the OUTPUT_RANGE_ CH1 register. In addition to the 0 mA to 250 mA range, Channel 1 has two 0 mA to 140 mA ranges; the channel can be set up to optimize for better noise and PSRR or for reduced headroom. The configuration options for Channel 1 are listed in Table 8.

Channel 2

Channel 2 can be set up to source 0 mA to 55 mA or 0 mA to 150 mA. The full-scale output range for Channel 2 must be set by writing to the CH2_MODE bits of the OUTPUT_RANGE_ CH2 register. Table 8 lists configuration options for Channel 2.

Channel 3 to Channel 5

Channel 3, Channel 4, and Channel 5 of the AD5770R can be set up to source 0 mA to 45 mA or 0 mA to 100 mA. The full-scale output rages for Channel 3, Channel 4, and Channel 5 must be set by writing to the CH3_MODE, CH4_MODE, and CH5_MODE bits of the OUTPUT_RANGE_CH3, OUTPUT_ RANGE_CH4, and OUTPUT_RANGE_CH5 registers. The configuration options for Channel 3, Channel 4, and Channel 5 are listed in Table 8.

¹ Output current scaling feature disabled. See the [Output Current Scaling s](#page-29-1)ection for more information.
² 500 mV footroom from PVEE0 supply required when sinking current.

² 500 mV footroom from PVEE0 supply required when sinking current.

OUTPUT FILTER

Each channel of the AD5770R has a user programmable variable resistor in the output stage used for filtering. The output filter resistor creates a low-pass RC filter with the 10 nF external capacitor connected to the CDAMP_IDACx pin. The value loaded into the OUTPUT_FILTER_CH0x register configures the value of the variable resistor[. Table 9 s](#page-29-2)hows the cutoff frequency of each resistor setting.

Table 9. IDACx Filter Bandwidth Control Settings

OUTPUT CURRENT SCALING

When in current sourcing mode only, the full-scale output current of each channel of the AD5770R can be scaled by up to ½ of the nominal full-scale current and maintain 14-bit monotonicity.

The full-scale output current of any channel can be scaled by writing to the CHx_OUTPUT_SCALING bits of the OUTPUT_ RANGE_CHx register. The value loaded into the CHx_OUTPUT_ SCALING bits determines the multiplier, which scales the fullscale current. The adjusted full-scale current of an IDACx channel is calculated by,

$$
I_{ADJ} = I_{NOM} \times \left(1 - \frac{x}{128}\right) \tag{5}
$$

where:

IADJ is the adjusted full-scale output current.

INOM is the nominal full-scale output current.

x is the code loaded into output scaling register, $0 \le x \le 63$.

For the range scaling feature to take effect on the output current for a particular channel, write to the DAC register for that channel after writing to the OUTPUT_RANGE_CHx register.

Refer t[o Table 10 f](#page-30-0)or a list of output current ranges achievable using the scaling feature.

ALARM

The AD5770R provides a number of fault alerts that are signaled via the ALARM pin and the status register. The active low ALARM pin can be configured as an open-drain output by setting the OPEN_DRAIN_EN bit in the ALARM_CONFIG register, allowing several devices to be connected together to one pull-up resistor for global fault detection. Open drain mode on the ALARM pin is disabled on power up.

Background CRC Failure

The AD5770R periodically performs a background cyclic redundancy check (CRC) on the status of the on-chip registers to ensure that the memory bits are not corrupted. In the unlikely event that the background CRC fails, the ALARM pin activates and the BACKGROUND_CRC_STATUS bit in the status register is set high. Reading the status register deasserts the ALARM pin. A hardware or software reset is required to clear the BACKGROUND _CRC_STATUS bit. The ALARM pin can be set to ignore background CRC failures by setting the BACKGROUND_ CRC_ALARM_MASK bit of the ALARM_CONFIG register.

Overtemperature Warning and Shutdown

To protect the device from damage from overtemperature occurrences during operation, the AD5770R has an overtemperature warning alert and an overtemperature shutdown alert.

When the internal die temperature reaches approximately 125°C, the ALARM pin activates, and the TEMP_WARNING bit in the status register is set high. The user must read the status register to deassert the ALARM pin.

When the internal die temperature reaches approximately 145°C, the ALARM pin activates (if not already activated) and the OVER_TEMP bit in the status register is set. The user must read the status register to deassert the ALARM pin.

If the THERMAL_SHUTDOWN_EN bit in the ALARM_ CONFIG register is set to high, the device shuts down the output stages to protect from over temperature, and the outputs remain shut down until the user initiates a software or hardware reset to the device.

The TEMP_WARNING and OVER_TEMP flags in the status register clear when the device temperature returns below approximately 120°C. To guarantee proper data downloads from the internal memory, a reset function must not be performed when the TEMP_WARNING bit in the status register is high.

The ALARM pin can be set to ignore over temperature faults and over temperature warnings by setting the OVER_TEMP_ ALARM_MASK and TEMP_WARNING_ALARM_MASK bits of the ALARM_CONFIG register.

Negative Compliance Voltage

The compliance voltage on IDAC0 pin of the AD5770R can be a negative value when sinking current. The AD5770R has a negative compliance voltage alert feature to protect an external unipolar ADC connected to the MUX_OUT pin.

The following sequence of events occurs if the user enables voltage monitoring of Channel 0 when the voltage on IDAC0 is negative:

- 1. The ALARM pin activates.
- 2. The MUX_OUT pin is disabled.
- 3. The NEGATIVE_CHANNEL0 bit in the status register is set.

The status register must be read to dessert the ALARM pin.

The following sequence of events occurs if the voltage on IDAC0 goes negative after the user enables voltage monitoring of Channel 0:

- 1. The ALARM pin activates.
- 2. The MUX_OUT pin is set to the same voltage as PVDD0.
- 3. The NEGATIVE_CHANNEL0 bit in the status register is set.

The status register must be read to dessert the ALARM pin.

The ALARM pin can be set to ignore the negative compliance voltage warning by setting the NEGATIVE_CHANNEL0_ ALARM_MASK bit of the ALARM_CONFIG register.

IREF Fault

When the external RSET resistor option is selected, it is important that the value of this external R_{SET} resistor cannot create a reference

current that is too high and can damage the device. The AD5770R incorporates an internal protection circuit that protects the device if the reference current is too high.

When the protection circuit detects a reference current that is too high, the following events occur:

- 1. This circuit switches to the internal RSET resistor.
- 2. The ALARM pin activates.
- 3. The IREF_FAULT bit in the status register is set.

The user must then read the status register to deassert the ALARM pin. The ALARM pin can be set to ignore IREF faults by setting the IREF_FAULT_ALARM_MASK bit of the ALARM_CONFIG register.

APPLICATIONS INFORMATION **MICROPROCESSOR INTERFACING**

Microprocessor interfacing to the AD5770R is via a serial bus that uses a standard protocol compatible with DSPs and microcontrollers. The communications channel requires a 4-wire serial interface consisting of a clock signal, a data input signal, a data output signal, and a synchronization signal.

AD5770R TO SPI INTERFACE

The SPI interface of the AD5770R is designed to be easily connected to industry-standard DSPs and microcontrollers. Figure 76 shows the AD5770R connected to th[e ADuCM320.](https://www.analog.com/ADuCM320?doc=AD5770R.pdf) The [ADuCM320](https://www.analog.com/ADuCM320?doc=AD5770R.pdf) has an integrated SPI port that can be connected directly to the SPI pins of the AD5770R.

Figure 76[. ADuCM320 S](https://www.analog.com/ADuCM320?doc=AD5770R.pdf)PI Interface

THERMAL CONSIDERATIONS

The AD5770R has a maximum junction temperature of 150°C (see [Table 5\)](#page-8-2). To ensure reliable and specified operation over the lifetime of the device, it is important that the AD5770R is not operated under conditions that cause the junction temperature to exceed 150°C. The junction temperature is directly affected by the power dissipated across the AD5770R and the ambient temperature.

[Table 1](#page-2-2) specifies the output current ranges for each AD5770R channel and the maximum power supply voltages. Therefore, it is important to understand the effects of power dissipation on the package and the effects the package has on the junction temperature. The AD5770R is packaged in a 49-ball, 4 mm \times 4 mm, wafer level chip scale packaging (WLCSP) package. The thermal impedance, θ_{JA} , is specified in Table 6.

[Table 11 p](#page-33-0)rovides examples of the maximum allowed power dissipation and the maximum allowed ambient temperature under certain conditions.

COMBINING CHANNELS TO INCREASE CURRENT RANGE

The maximum current that can be sourced from IDAC0 is 300 mA. It is possible to increase the current source capability by connecting two channels directly together[. Figure 77 s](#page-32-1)hows IDAC1 combined with IDAC2 to create a full-scale output current of 400 mA. When channels are combined, care must be taken to ensure the following:

- The output compliance voltage stays within the range specified i[n Table 1.](#page-2-1)
- The output voltage stays within the absolute maximum ratings specified in [Table 5.](#page-8-2)

Figure 77. Increasing the Current Range by Summing Channels

16128-057

LAYOUT GUIDELINES

Take careful consideration of the power supply and ground return layout in order to ensure the rated performance. Design the PCB on which the AD5770R is mounted so that the AD5770R lies on the analog plane.

The AD5770R must have an ample supply bypassing of 10 μF in parallel with 0.1 μF on each supply, located as close to the package as possible (ideally directly against the device). The 10 μF capacitors are the tantalum bead type. The 0.1μ F capacitor must have low effective series resistance (ESR) and low effective series inductance (ESI). Common ceramic capacitors provide a low impedance path to ground at high frequencies to handle transient currents, due to internal logic switching.

Ensure that the power supply line has as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Shield clocks and other fast switching digital signals from other parts of the board by using a digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique, where the component side of the board is dedicated to the ground plane only, and the signal traces are placed on the solder side. However, this technique is not always possible with a 2-layer board.

Because the AD5770R can dissipate a large amount of power, it is recommended to provide some heat sinking capability to allow power to dissipate easily.

For the WLCSP package, heat is transferred through the solder balls to the PCB board. θ_{JA} thermal impedance is dependent on board construction. More copper layers enable heat to be removed more effectively.

Table 11. Thermal Considerations for 49-Ball WLCSP Package

If using an external RSET resistor, the low side of the RSET resistor must be connected to REFGND before the connection to AGND. Ensure that the width of the trace connecting R_{SET} to the IREF pin is as wide as possible to reduce the resistance and the temperature coefficient of the trace.

 1 T_{JMAX} i[n Table 5 i](#page-8-2)s the junction temperature that the AD5770R can tolerate, but not operate at. It is recommended that the junction temperature does not exceed 115°C.

REGISTER SUMMARY

SPI CONFIGURATION REGISTERS

Table 12. AD5770R SPI Configuration Register Summary

AD5770R CONFIGURATION REGISTERS

Table 13. AD5770R Configuration Register Summary

REGISTER DETAILS

Address: 0x00, Reset: 0x18, Name: INTERFACE_CONFIG_A

Table 14. Bit Descriptions for INTERFACE_CONFIG_A

Address: 0x01, Reset: 0x08, Name: INTERFACE_CONFIG_B

Table 15. Bit Descriptions for INTERFACE_CONFIG_B

Address: 0x03, Reset: 0x08, Name: CHIP_TYPE

Table 16. Bit Descriptions for CHIP_TYPE

Address: 0x04, Reset: 0x04, Name: PRODUCT_ID_L

Table 17. Bit Descriptions for PRODUCT_ID_L

00000100

1 2 3 4 5 6 7

0 $\overline{\mathfrak{o}}$ 1 0 2 0 0 0 0 3 4 5 6 1 7 $\overline{0}$

Address: 0x05, Reset: 0x40, Name: PRODUCT_ID_H

Product ID **[7:0] PRODUCT_ID[15:8] (R)**

Table 18. Bit Descriptions for PRODUCT_ID_H

Address: 0x06, Reset: 0x00, Name: CHIP_GRADE

Table 19. Bit Descriptions for CHIP_GRADE

Address: 0x0A, Reset: 0x00, Name: SCRATCH_PAD

0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0

Scratch Pad **[7:0] VALUE (R/W)**

Table 20. Bit Descriptions for SCRATCH_PAD

Address: 0x0B, Reset: 0x82, Name: SPI_REVISION

SPI Standard Version **[7:0] VERSION (R)**

Address: 0x0C, Reset: 0x56, Name: VENDOR_L

0 $\overline{0}$ 1 Ω

Manufacturer ID **[7:0] VID[7:0] (R)**

Table 22. Bit Descriptions for VENDOR_L

Address: 0x0D, Reset: 0x04, Name: VENDOR_H

Table 23. Bit Descriptions for VENDOR_H

Address: 0x0E, Reset: 0x00, Name: STREAM_MODE

Stream Length **[7:0] LENGTH (R/W)**

Table 24. Bit Descriptions for STREAM_MODE

Address: 0x10, Reset: 0x20, Name: INTERFACE_CONFIG_C

Table 25. Bit Descriptions for INTERFACE_CONFIG_C

Address: 0x11, Reset: 0x00, Name: INTERFACE_STATUS_A

0 1 2 3 00000000 4 5 6 7

[7] INTERFACE_NOT_READY (R) \longrightarrow **[6:0] RESERVED**

Interface Not Ready

Table 26. Bit Descriptions for INTERFACE_STATUS_A

Address: 0x14, Reset: 0x80, Name: CHANNEL_CONFIG

Table 27. Bit Descriptions for CHANNEL_CONFIG

Address: 0x15, Reset: 0x00, Name: OUTPUT_RANGE_CH0

Table 28. Bit Descriptions for OUTPUT_RANGE_CH0

Address: 0x16, Reset: 0x02, Name: OUTPUT_RANGE_CH1

Table 29. Bit Descriptions for OUTPUT_RANGE_CH1

Address: 0x17, Reset: 0x00, Name: OUTPUT_RANGE_CH2

Table 30. Bit Descriptions for OUTPUT_RANGE_CH2

Address: 0x18, Reset: 0x00, Name: OUTPUT_RANGE_CH3

Table 31. Bit Descriptions for OUTPUT_RANGE_CH3

Address: 0x19, Reset: 0x00, Name: OUTPUT_RANGE_CH4

Table 32. Bit Descriptions for OUTPUT_RANGE_CH4

Address: 0x1A, Reset: 0x00, Name: OUTPUT_RANGE_CH5

Table 33. Bit Descriptions for OUTPUT_RANGE_CH5

Address: 0x1B, Reset: 0x00, Name: REFERENCE

Table 34. Bit Descriptions for REFERENCE

Address: 0x1C, Reset: 0x06, Name: ALARM_CONFIG

Table 35. Bit Descriptions for ALARM_CONFIG

Address: 0x1D, Reset: 0x00, Name: OUTPUT_FILTER_CH0

Table 36. Bit Descriptions for OUTPUT_FILTER_CH0

Address: 0x1E, Reset: 0x00, Name: OUTPUT_FILTER_CH1

Table 37. Bit Descriptions for OUTPUT_FILTER_CH1

Address: 0x1F, Reset: 0x00, Name: OUTPUT_FILTER_CH2

Table 38. Bit Descriptions for OUTPUT_FILTER_CH2

Address: 0x20, Reset: 0x00, Name: OUTPUT_FILTER_CH3

Table 39. Bit Descriptions for OUTPUT_FILTER_CH3

Address: 0x21, Reset: 0x00, Name: OUTPUT_FILTER_CH4

Table 40. Bit Descriptions for OUTPUT_FILTER_CH4

Address: 0x22, Reset: 0x00, Name: OUTPUT_FILTER_CH5

Table 41. Bit Descriptions for OUTPUT_FILTER_CH5

Address: 0x23, Reset: 0x00, Name: MONITOR_SETUP

Table 42. Bit Descriptions for MONITOR_SETUP

Address: 0x24, Reset: 0x00, Name: STATUS

Table 43. Bit Descriptions for STATUS

Address: 0x25, Reset: 0x00, Name: HW_LDAC

Table 44. Bit Descriptions for HW_LDAC

Address: 0x26, Reset: 0x00, Name: CH0_DAC_LSB

Table 45. Bit Descriptions for CH0_DAC_LSB

Address: 0x27, Reset: 0x00, Name: CH0_DAC_MSB

[7:0] DAC_DATA0[13:6] (R/W)

Channel 0 DAC Data

Address: 0x28, Reset: 0x00, Name: CH1_DAC_LSB

Channel 1 DAC Data **[7:2] DAC_DATA1[5:0] (R/W) [1:0] RESERVED**

Table 47. Bit Descriptions for CH1_DAC_LSB

Address: 0x29, Reset: 0x00, Name: CH1_DAC_MSB

[7:0] DAC_DATA1[13:6] (R/W)
Channel 1 DAC Data

Table 48. Bit Descriptions for CH1_DAC_MSB

Address: 0x2A, Reset: 0x00, Name: CH2_DAC_LSB

Channel 2 DAC Data

Table 49. Bit Descriptions for CH2_DAC_LSB

Address: 0x2B, Reset: 0x00, Name: CH2_DAC_MSB

$$
\begin{array}{c|cccc}\n7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline\n0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\n\end{array}
$$

Channel 2 DAC Data **[7:0] DAC_DATA2[13:6] (R/W)**

Table 50. Bit Descriptions for CH2_DAC_MSB

Address: 0x2C, Reset: 0x00, Name: CH3_DAC_LSB

$$
\begin{array}{c}\n 0 & 0 & 0 \\
 \hline\n 0 & 0 & 0 \\
 \hline\n \end{array}
$$

Channel 3 DAC Data **[7:2] DAC_DATA3[5:0] (R/W) [1:0] RESERVED**

Table 51. Bit Descriptions for CH3_DAC_LSB

Address: 0x2D, Reset: 0x00, Name: CH3_DAC_MSB

 $\begin{array}{c|c|c|c|c} 4 & 3 & 2 & 1 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 \end{array}$

Channel 3 DAC Data **[7:0] DAC_DATA3[13:6] (R/W)**

Table 52. Bit Descriptions for CH3_DAC_MSB

Address: 0x2E, Reset: 0x00, Name: CH4_DAC_LSB

Table 53. Bit Descriptions for CH4_DAC_LSB

Address: 0x2F, Reset: 0x00, Name: CH4_DAC_MSB

[7:0] DAC_DATA4[13:6] (R/W)
Channel 4 DAC Data

Table 54. Bit Descriptions for CH4_DAC_MSB

Address: 0x30, Reset: 0x00, Name: CH5_DAC_LSB

Address: 0x31, Reset: 0x00, Name: CH5_DAC_MSB

[7:0] DAC_DATA5[13:6] (R/W)

Channel 5 DAC Data

Address: 0x32, Reset: 0x00, Name: DAC_PAGE_MASK_LSB

Page Mask DAC Data **[7:2] DAC_PAGE_MASK[5:0] (R/W) [1:0] RESERVED**

Table 57. Bit Descriptions for DAC_PAGE_MASK_LSB

Address: 0x33, Reset: 0x00, Name: DAC_PAGE_MASK_MSB

Page Mask DAC Data **[7:0] DAC_PAGE_MASK[13:6] (R/W)**

Table 58. Bit Descriptions for DAC_PAGE_MASK_MSB

Address: 0x34, Reset: 0x00, Name: CH_SELECT

Table 59. Bit Descriptions for CH_SELECT

Address: 0x35, Reset: 0x00, Name: INPUT_PAGE_MASK_LSB

Table 60. Bit Descriptions for INPUT_PAGE_MASK_LSB

Address: 0x36, Reset: 0x00, Name: INPUT_PAGE_MASK_MSB

[7:0] INPUT_PAGE_MASK[13:6] (R/W)
Input Data Page Mask

Table 61. Bit Descriptions for INPUT_PAGE_MASK_MSB

Address: 0x37, Reset: 0x00, Name: SW_LDAC

Table 62. Bit Descriptions for SW_LDAC

Address: 0x38, Reset: 0x00, Name: CH0_INPUT_LSB

Input Data Channel 0 **[7:2] INPUT_DATA0[5:0] (R/W) [1:0] RESERVED**

Table 63. Bit Descriptions for CH0_INPUT_LSB

Address: 0x39, Reset: 0x00, Name: CH0_INPUT_MSB

[7:0] INPUT_DATA0[13:6] (R/W)
Input Data Channel 0

Input Data Channel 1

Address: 0x3A, Reset: 0x00, Name: CH1_INPUT_LSB

[7:2] INPUT_DATA1[5:0] (R/W) **interact and the contract of the**

Address: 0x3B, Reset: 0x00, Name: CH1_INPUT_MSB

[7:0] INPUT_DATA1[13:6] (R/W)
Input Data Channel 1

Table 66. Bit Descriptions for CH1_INPUT_MSB

Address: 0x3C, Reset: 0x00, Name: CH2_INPUT_LSB

Table 67. Bit Descriptions for CH2_INPUT_LSB

Address: 0x3D, Reset: 0x00, Name: CH2_INPUT_MSB

Input Data Channel 2 **[7:0] INPUT_DATA2[13:6] (R/W)**

Table 68. Bit Descriptions for CH2_INPUT_MSB

Address: 0x3E, Reset: 0x00, Name: CH3_INPUT_LSB

Input Data Channel 3 MSB **[7:2] INPUT_DATA3[5:0] (R/W) [1:0] RESERVED**

Table 69. Bit Descriptions for CH3_INPUT_LSB

Address: 0x3F, Reset: 0x00, Name: CH3_INPUT_MSB

Input Data Channel 3 MSB **[7:0] INPUT_DATA3[13:6] (R/W)**

Table 70. Bit Descriptions for CH3_INPUT_MSB

Address: 0x40, Reset: 0x00, Name: CH4_INPUT_LSB

Input Data Channel 4 **[7:2] INPUT_DATA4[5:0] (R/W) [1:0] RESERVED**

Table 71. Bit Descriptions for CH4_INPUT_LSB

Address: 0x41, Reset: 0x00, Name: CH4_INPUT_MSB

[7:0] INPUT_DATA4[13:6] (R/W)
Input Data Channel 4

Table 72. Bit Descriptions for CH4_INPUT_MSB

Address: 0x42, Reset: 0x00, Name: CH5_INPUT_LSB

Input Data Channel 5 **[7:2] INPUT_DATA5[5:0] (R/W) [1:0] RESERVED**

Table 73. Bit Descriptions for CH5_INPUT_LSB

Address: 0x43, Reset: 0x00, Name: CH5_INPUT_MSB

[7:0] INPUT_DATA5[13:6] (R/W)
Input Data Channel 5

Address: 0x44, Reset: 0x3F, Name: RESERVED

Table 75. Bit Descriptions for RESERVED

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHS Compliant Part.

©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D16128-0-11/19(A)

www.analog.com

Rev. A | Page 59 of 59

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331