## MAX14661

## General Description

The MAX14661 is a serially controlled, dual-channel analog multiplexer allowing any of the 16 pins to be connected to either common pin simultaneously in any combination. The device features Beyond-the-RailsTM capability so that $\pm 5.5 \mathrm{~V}$ signals can be passed with any single supply between +1.6 V and +5.5 V .
The serial control is selectable between $I^{2} \mathrm{C}$ and SPI. Both modes provide individual control of each independent switch so that any combination of switches can be applied. ${ }^{2}{ }^{2} \mathrm{C}$ mode provides two address-select pins allowing for addressing up to four devices on a single bus. The SPI mode includes a DOUT pin that can be used to chain multiple devices together with a single select signal.
The IC is available in a 28 -pin ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) TQFN package and is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range. The $A B_{\text {_ }}$ and $C O M_{\_}$pins provide $\pm 10 \mathrm{kV}$ ESD protection (HBM).

## Applications

- System Diagnostics
- Data Acquisition
- ${ }^{2} \mathrm{C}$ Signal Switching
- Audio Input Selection


## Features and Benefits

- Beyond-the-Rails Technology Reduces Cost and Complexity
- Switch $\pm 5.5 \mathrm{~V}$ Signals from a +1.6 V Single Supply
- Wide +1.6 V to +5.5 V Supply Range
- Low $5.5 \Omega$ RoN (typ) Across the Supply Range
- Flexible Multiplexing Enables Design Reuse
- 16:2 Matrix Switch Multiplexer Connects Any Input Pin To Either Common Pin In Any Combination
- Each Switch is Independently Controlled via $\mathrm{I}^{2} \mathrm{C}$ or SPI
- Programmable Shadow Registers Allow Simultaneous Updating
- Low Distortion Switching Improves System Performance
- Total Harmonic Distortion + Noise 0.005\% (typ)
- RoN Flatness $2.5 \mathrm{~m} \Omega$ (typ) Across Complete Signal Range
- Integrated Protection for System Reliability
- $\pm 10 \mathrm{kV}$ HBM ESD Protection on all $\mathrm{AB}_{\text {_ }}$ and COM_ Pins, Even When Powered Down


## Ordering Information appears at end of data sheet.

Functional Diagram

maxim
integrated.

## Absolute Maximum Ratings

| (All voltages referenced to GND.) |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$, DIN/SDA, SCLK/SCL, DOUT/A1, |  |
| CS/A0, $\overline{\text { SD }}$................................................ -0.3V to +6.0V |  |
| I/̄2' $\overline{\mathrm{C}}$............................ -0.3 V to min ( $\mathrm{V}_{\mathrm{CC}}$ to $+0.3 \mathrm{~V}, 6 \mathrm{~V}$ ) |  |
| AB_, COM_ .................................................-6.0V to +6.0V |  |
| Continuous Current (AB_ or COM_ to any switch)......... $\pm 50 \mathrm{~mA}$ |  |
| Peak Current (AB_or COM_ to any switch) $^{\text {(pulsed at } 1 \mathrm{~ms} \text {, maximum 10\% duty cycle)............. } \pm 100 \mathrm{~mA}}$ |  |
|  |  |



Continuous Power Dissipation Operating Temperature Range............................. $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Maximum Junction Temperature ..................................... $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Soldering Temperature (reflow) ....................................... $+260^{\circ} \mathrm{C}$

Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ )
TQFN
$.35^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| Power-Supply Range | $\mathrm{V}_{\mathrm{CC}}$ |  | 1.6 |  | 5.5 | V |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{R}_{\mathrm{COM}}=50 \Omega, \\ & \mathrm{~V}_{\mathrm{CC}}=+3.3 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  | -84 |  | dB |
| V CC Supply Current | $I_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$, all switches on |  | 675 | 1500 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$, two switches on |  | 115 | 200 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \overline{\mathrm{SD}}=0$ |  |  | 1 |  |
| ANALOG SWITCH |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\mathrm{AB}}$, <br> $V_{\text {COM }}$ |  | -5.5 |  | +5.5 | V |
| Analog Signal Amplitude (Notes 3, 4) | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ | $\mathrm{V}_{C C}>2.5 \mathrm{~V}$ |  |  | 11 | V |
|  |  | $\mathrm{f}<500 \mathrm{kHz}$ |  |  | 11 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}<2.5 \mathrm{~V}, \mathrm{f}>500 \mathrm{kHz}$ |  |  | 6 |  |
| On-Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}$ |  |  | 8 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+1.8 \mathrm{~V}$ |  |  | 12 |  |
| On-Resistance Match between Channels | $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, between COM _ and $\mathrm{AB}_{-}$ |  | 0.25 |  | $\Omega$ |
| On-Resistance Flatness | $\mathrm{R}_{\text {FLAT }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}_{-}}=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{COM}_{-}}=-5.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \end{aligned}$ |  | 25 |  | $\mathrm{m} \Omega$ |
| AB_, COM_ Off-Leakage Current | loff | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, switch open, <br> $V_{\text {COM }}=-5.5 \mathrm{~V},+5.5 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{AB}}=+5.5 \mathrm{~V},-5.5 \mathrm{~V}$, unconnected <br> (Notes 3, 5) | -50 |  | +50 | nA |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AB_, COM_ On-Leakage Current | ION | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, switch closed, <br> $\mathrm{V}_{\mathrm{COM}_{-}}=\mathrm{V}_{\mathrm{AB}_{-}}= \pm 5.5 \mathrm{~V}$ (Notes 3,5) | -50 |  | +50 | nA |

## DYNAMIC PERFORMACE (Notes 6, 7)

| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{COM}}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF}$ open $\bar{C} O M$ _ and $A B$ _ together |  | 5 |  | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Break-Before-Make Time | $t_{\text {BBM }}$ | $V_{C O M}=3.0 \mathrm{~V}, R_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF}$, time for both switching channels are open during transition | 0 |  |  | $\mu \mathrm{s}$ |
| Turn-On Time | ton | $V_{C O M}=3.0 \mathrm{~V}, R_{L}=100 \Omega, C_{L}=33 p F ;$ close $\overline{A B}$ _ and COMA or $A B$ _ and COMB together |  | 13 | 25 | $\mu \mathrm{s}$ |
| Enable Time | $t_{E N}$ | Time from when $\overline{\mathrm{SD}}$ pin goes high to when the device is ready to listen for ${ }^{2}{ }^{2} \mathrm{C} / \mathrm{SPI}$ comunications |  |  | 300 | $\mu \mathrm{s}$ |
| Bandwidth -3dB | BW | $\begin{aligned} & \left.\mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega \text { (Notes } 7,8\right), \mathrm{V}_{\mathrm{COM}}= \\ & 0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ |  | 60 |  | MHz |
| Total Harmonic Distortion Plus Noise | THD + N | $\begin{aligned} & f=20 H z \text { to } 20 \mathrm{kHz}, \mathrm{~V}_{\mathrm{COM}}=0.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{DC} \text { bias }=0 \end{aligned}$ |  | 0.005 |  | \% |
| Off-Isolation | VISO | $\begin{aligned} & R_{S}=R_{L}=50 \Omega, V_{C O M}=0.6 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}=1 \mathrm{MHz} \text { (Note 8) } \end{aligned}$ |  | -62 |  | dB |
| Crosstalk | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & R_{S}=R_{L}=50 \Omega, V_{C O M}=0.6 V_{P-P}, \\ & f=1 \mathrm{MHz} \text { (Note } 8 \text { ) } \end{aligned}$ |  | -80 |  | dB |
| Thermal Shutdown | TSDW |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Hysteresis | $\mathrm{T}_{\text {HYST }}$ |  |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |
| SPI TIMING CHARACTERISTICS (See Figure 12) |  |  |  |  |  |  |
| SCLK Clock Period | ${ }^{\text {t }} \mathrm{CH}+{ }^{\text {t }} \mathrm{CL}$ |  | 95 |  |  | ns |
| SCLK Pulse-Width High | ${ }^{\text {t }}$ CH |  | 35 |  |  | ns |
| SCLK Pulse-Width Low | ${ }^{\text {t }}$ CL |  | 45 |  |  | ns |
| $\overline{\text { CS }}$ Fall to SCLK Rise Time | $\mathrm{t}_{\mathrm{CSS}}$ |  | 15 |  |  | ns |
| DIN Hold Time | ${ }^{\text {t }}$ H |  | 15 |  |  | ns |
| DIN Setup Time | ${ }_{\text {t }}$ S |  | 15 |  |  | ns |
| Output Data Propagation Delay | ${ }^{\text {D }}$ O | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$ |  |  | 40 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, 1.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |  |  | 80 |  |
| DOUT Rise and Fall Times | $\mathrm{t}_{\text {FT }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10 |  | ns |
| $\overline{\mathrm{CS}}$ Hold Time | $\mathrm{t}_{\mathrm{CSH}}$ |  | 60 |  |  | ns |
| $1^{2} \mathrm{C}$ TIMING (See Figure 4) |  |  |  |  |  |  |
| $1^{2} \mathrm{C}$ Serial-Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  |  | 400 | kHz |
| Bus Free Time Between STOP and START Conditions | $t_{\text {buF }}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)


Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 3: Guaranteed by design.
Note 4: See the Typical Operating Characteristics Maximum Signal Amplitude vs. Supply Voltage for $\mathrm{f}>500 \mathrm{kHz}$ for more details.
Note 5: Test circuit Figure 1.
Note 6: Test circuit Figure 2.
Note 7: Supply voltage and signal amplitude can affect the frequency response of the device. See amplitude frequency stability in the Typical Operating Characteristics for more details.
Note 8: Test circuit Figure 3.

## Test Circuits/Timing Diagrams



Figure 1. On-/Off-/Channel-to-Channel Leakage Current


Figure 2. Turn-On/Turn-Off/Break-Before-Make


Figure 3. Insertion Loss, Off-Isolation, and Crosstalk

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Configurations


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | SPI/ $\overline{12} \mathrm{C}$ | Serial Mode Select SPI (high) or I2C (low), Supply Input for DOUT |
| 2 | AB01 | AB Connection to Switches 1A and 1B |
| 3 | AB02 | AB Connection to Switches 2A and 2B |
| 4 | AB03 | AB Connection to Switches 3A and 3B |
| 5 | AB04 | AB Connection to Switches 4A and 4B |
| 6 | AB05 | AB Connection to Switches 5A and 5B |
| 7 | AB06 | AB Connection to Switches 6A and 6B |
| 8 | AB07 | AB Connection to Switches 7A and 7B |
| 9 | AB08 | AB Connection to Switches 8A and 8B |
| 10 | COMA | Common Connection to All A Switches |

## Pin Description (continued)

| PIN | NAME |  |
| :---: | :---: | :--- |
| 11 | GND | Ground |
| 12 | N.C. | Not Connected |
| 13 | COMB | Common Connection to All B Switches |
| 14 | AB16 | AB Connection to Switches 16A and 16B |
| 15 | AB15 | AB Connection to Switches 15A and 15B |
| 16 | AB14 | AB Connection to Switches 14A and 14B |
| 17 | AB13 | AB Connection to Switches 13A and 13B |
| 18 | AB12 | AB Connection to Switches 12A and 12B |
| 19 | AB11 | AB Connection to Switches 11A and 11B |
| 20 | AB10 | AB Connection to Switches 10A and 10B |
| 21 | AB09 | AB Connection to Switches 9A and 9B |
| 22 | $\overline{\text { SD }}$ | Active-Low Shutdown/Low-Power Mode, Turns All Switches Off |
| 23 | $\overline{\text { CS/A0 }}$ | I2C Address Bit 0/SPI CS Signal |
| 24 | SCLK/SCL | I2C Serial Clock/SPI Serial Clock |
| 25 | GND | Ground |
| 26 | VCC | Power-Supply Input |
| 27 | DIN/SDA | I2C Serial Data/SPI Data Input |
| 28 | DOUT/A1 | I2C Address Bit 1/SPI Data Output |
| - | EP | Exposed Pad. Internally connected to GND. Connect to a large ground plane to maximize thermal <br> performance. Not intended as an electrical connection point. |

Table 1. Register Map

| ADDRESS | NAME | TYPE | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| $0 \times 00$ | DIR0 | RW | $0 \times 00$ | Switches 8A-1A direct read/write access |
| $0 \times 01$ | DIR1 | RW | $0 \times 00$ | Switches 16A-9A direct read/write access |
| $0 \times 02$ | DIR2 | RW | $0 \times 00$ | Switches 8B-1B direct read/write access |
| $0 \times 03$ | DIR3 | RW | $0 \times 00$ | Switches 16B-9B direct read/write access |
| $0 \times 10$ | SHDW0 | RW | $0 \times 00$ | Switches 8A-1A shadow read/write access |
| $0 \times 11$ | SHDW1 | RW | $0 \times 00$ | Switches 16A-9A shadow read/write access |
| $0 \times 12$ | SHDW2 | RW | $0 \times 00$ | Switches 8B-1B shadow read/write access |
| $0 \times 13$ | SHDW3 | RW | $0 \times 00$ | Switches 16B-9B shadow read/write access |
| $0 \times 14$ | CMD_A | RW | $0 \times 00$ | Set mux A command (reads 0x00) |
| $0 \times 15$ | CMD_B | RW | $0 \times 00$ | Set mux B command (reads 0x00) |

Register Types: $R W=$ Read/Write

## Table 2. Detailed Register Map

| DIR0 0x00 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Direct_SW8A-1A |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Direct Register Data for SW8A-1A <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| DIR1 0x01 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Direct_SW16A-9A |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Direct Register Data for SW16A-9A <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| DIR2 0x02 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Direct_SW8B-1B |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Direct Register Data for SW8B-1B <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |

Table 2. Detailed Register Map (continued)

| DIR3 0x03 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Direct_SW16B-9B |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Direct Register Data for SW16B-9B <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| SHDW0 0x10 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Shadow_SW8A-1A |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Shadow Register Data for SW8A-1A; temporarily holding registers that support simultaneous updates. <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| SHDW1 0x11 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Shadow_SW16A-9A |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Shadow Register Data for SW16A-9A; temporarily holding registers that support simultaneous updates. <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| SHDW2 0x12 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Shadow_SW8B-1B |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Shadow Register Data for SW8B-1B; temporarily holding registers that support simultaneous updates. <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| SHDW3 0x13 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | Shadow_SW16B-1B |  |  |  |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | Shadow Register Data for SW16B-9B; temporarily holding registers that support simultaneous updates. <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |

Table 2. Detailed Register Map (continued)

| CMD_A 0x14 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | RFU | RFU | RFU | SelA |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Description | SelA <br> $00000=$ Enable only SW01A (0x0001) <br> 00001 = Enable only SWO2A (0x0002) <br> 00010 = Enable only SW03A (0x0004) <br> 00011 = Enable only SW04A (0x0008) <br> 00100 = Enable only SW05A (0x0010) <br> 00101 = Enable only SW06A (0x0020) <br> 00110 = Enable only SW07A (0x0040) <br> 00111 = Enable only SW08A (0x0080) <br> 01000 = Enable only SW09A (0x0100) <br> 01001 = Enable only SW10A (0x0200) <br> 01010 = Enable only SW11A (0x0400) <br> 01011 = Enable only SW12A (0x0800) <br> 01100 = Enable only SW13A ( $0 \times 1000$ ) <br> 01101 = Enable only SW14A ( $0 \times 2000$ ) <br> 01110 = Enable only SW15A (0x4000) <br> 01111 = Enable only SW16A (0x8000) <br> $10000=$ Disable all bank A switches ( $0 \times 0000$ ) <br> 10001 = Copy A shadows registers (SHDW0 and SHDW1) to switches <br> 10010 .. 11111 = No change on bank A |  |  |  |  |  |  |  |
| CMD_B 0x15 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT Name | RFU | RFU | RFU | SelB |  |  |  |  |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $R F U=$ Reserved | SelB <br> 00000 = Enable only SW01B (0x0001) <br> 00001 = Enable only SW02B (0x0002) <br> 00010 = Enable only SW03B (0x0004) <br> 00011 = Enable only SW04B (0x0008) <br> 00100 = Enable only SW05B (0x0010) <br> 00101 = Enable only SW06B (0x0020) <br> 00110 = Enable only SW07B (0x0040) <br> 00111 = Enable only SW08B (0x0080) <br> $01000=$ Enable only SW09B (0x0100) <br> 01001 = Enable only SW10B (0x0200) <br> 01010 = Enable only SW11B (0x0400) <br> 01011 = Enable only SW12B (0x0800) <br> 01100 = Enable only SW13B (0x1000) <br> 01101 = Enable only SW14B (0x2000) <br> 01110 = Enable only SW15B (0x4000) <br> 01111 = Enable only SW16B (0x8000) <br> 10000 = Disable all bank B switches ( $0 \times 0000$ ) <br> 10001 = Copy B shadows registers (SHDW2 and SHDW3) to switches <br> 10010 .. 11111 = No change on bank B |  |  |  |  |  |  |  |

## Detailed Description

## Low-Power Shutdown

The device includes an active-low shutdown pin ( $\overline{\mathrm{SD}}$ ). When this pin is low, all registers are cleared and all switches are open. The serial interface is not functional when in shutdown. All switch connections are open and tolerant of the full $\pm 5.5 \mathrm{~V}$ specified signal range. In this mode the part consumes minimal power.

## SPI Output Supply

The SPI $/ \overline{2} \overline{\mathrm{~L}}$ pin has a dual purpose. In addition to selecting which serial protocol the part uses, it also functions as the I/O voltage power pin for the SPI DOUT signal. This allows the user to set the output voltage independent of the device supply voltage.

## I2C Serial Interface

## Direct Access Registers

The direct access registers (DIR0-DIR3) allow the user to read or write the switches eight at a time. These register addresses support automatic incrementing so they can be read or written sequentially. The switches are updated after the last bit of the byte clocked in.

## Shadow Registers

The shadow registers (SHDW0-SHDW3) provide storage for switch values to allow for simultaneous updates of the switches. Unlike the direct access registers, these registers have no immediate effect until the copy command is issued. The copy command has to be written in CMD_A and CMD_B registers. Simply write to the four registers with the desired state of each switch, and then write the appropriate command to registers CMD_A and CMD_B to simultaneously apply the values to the switches.

## Set Mux Command Registers

The set mux command registers allow the user to easily select any one single switch in a bank. The CMD_A register allows the user to turn on one single switch in bank A, to open the entire bank A switches, to copy SHDWO and SHDW1 registers to DIR0 and DIR1 registers, or to leave bank $A$ as it is (no changes). Similarly, the CMD_B register allows the user to turn on one single switch in bank B, to open the entire bank B switches, to copy SHDW2 and SHDW3 registers to DIR2 and DIR3 registers, or to leave bank $B$ as it is (no changes). The values apply to the switches after both registers (CMD_A and CMD_B) have been written. CMD_A and CMD_B are a single 16-bit register; therefore, CMD_A must be programmed before CMD_B.

## Serial Addressing

When in ${ }^{2} \mathrm{C}$ mode, the MAX14661 operates as a slave device that sends and receives data through an $I^{2} \mathrm{C}$ compatible 2-wire interface. The interface uses a serialdata line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX14661 and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2 -wire interface, or if the master in a single-master system has an opendrain SCL output. Each transmission consists of a START condition sent by a master, followed by the MAX14661 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 4).


Figure 4. $1^{2}$ C Interface Timing Details

## Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (Figure 5). When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

## Bit Transfer

One data bit is transferred during each clock pulse (Figure 6). The data on SDA must remain stable while SCL is high.

## Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 7), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9


Figure 5. Start and Stop Conditions
bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX14661, it generates the acknowledge bit because the device is the recipient. When the device is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. If the device did not pull SDA low, a not acknowledge is indicated.

## Slave Address

The MAX14661 features a 7 -bit slave address, configured by the A0 and A1 inputs. To select the slave address, connect A0 and A1 to GND or $\mathrm{V}_{\mathrm{CC}}$, as indicated in Table 3. The IC has four possible addresses, allowing up to four MAX14661 devices to share the same interface bus. The bit following a 7 -bit slave address is the R/W bit, which is low for a write command and high for a read command.


Figure 6. Bit Transfer


Figure 7. Acknowledge

## Table 3. Slave Address Configuration

| LOG | UTS | I2C SLAVE ADDRESS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | A0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W | $\begin{aligned} & \text { READ } \\ & \text { ADD } \end{aligned}$ | WRITE ADD |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1/0 | 0X99 | 0X98 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1/0 | 0X9B | 0X9A |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1/0 | 0X9D | 0X9C |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1/0 | 0X9F | 0X9E |

## Bus Reset

The MAX14661 resets the bus with the $\mathrm{I}^{2} \mathrm{C}$ start condition for reads. When the $R / \bar{W}$ bit is set to 1 , the device transmits data to the master, thus the master is reading from the device.

## Format for Writing

A write to the MAX14661 comprises the transmission of the slave address with the R/W bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the device is to be written by the next byte, if received. If a STOP (P) condition is detected after the register address is received, then the device takes no further action beyond storing the register address. Any bytes received after the register address are data bytes. The first data byte goes into the register selected by the register address and subsequent
data bytes go into subsequent registers (Figure 8). If multiple data bytes are transmitted before a STOP condition, these bytes are stored in subsequent registers because the register addresses autoincrement (Figure 9).

## Format for Reading

The MAX14661 is read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write. Thus, a read is initiated by first configuring the register address by performing a write (Figure 10). The master can now read consecutive bytes from the device, with the first data byte being read from the register addressed pointed by the previously written register address (Figure 11). Once the master sounds a NACK, the MAX14661 stops sending valid data.


Figure 8. Format for $I^{2} C$ Write


Figure 9. Format for Writing to Multiple Registers


Figure 10. Format for Reads (Repeated Start)


Figure 11. Format for Reading Multiple Registers

## SPI Interface

In SPI mode, the device operates a shift register designed to work with common serial interfaces. The bits are shifted through so that a large serial chain can be made to minimize pins needed for a system with multiple devices. (See Figure 12.) This shift register is also designed to be compatible with common microcontroller SPI-type interfaces. The switches in the MAX14661 are all transitioned simultaneously. To update the switches in SPI mode, the user must shift in a bit with the desired state of each switch according to the data format listed in Table 4. The switches are updated at the rising edge of $\overline{\overline{C S}}$ with the last 32 bits of data shifted in only if the number of bits clocked in is greater than or equal to the number of switches (32). The DOUT pin is the serial output of the shift register. This outputs the data loaded into DIN, delayed by 32 clocks, and is intended for creating a serial daisy chain to minimize the number select lines required
by the SPI interface. The first 32 bits out of DOUT after the falling edge of $\overline{\mathrm{CS}}$ are the contents of the shift register prior to $\overline{\mathrm{CS}}$ falling, followed by the data being clocked into DIN. The bits in the shift register are all zero when power is applied or after shutdown is released.
Note that the data in the shift register may not be the same as the state of the switches. The DOUT pin is intended for daisy chain applications and not for switch readback. Note for $\mathrm{V}_{\mathrm{CC}}$ less than 2.7 V , the DOUT propagation delay can limit the maximum SPI operating frequency. See Figures 12 and 13 for the SPI timing diagrams. The voltage level driven out by the DOUT buffer is set by the voltage applied to $\mathrm{SPI} / \overline{\mathrm{l}} \overline{\mathrm{C}}$. This allows the voltage to be independent from the supply voltage. While we expect the voltage at $\mathrm{SPI} / / \overline{2} \overline{\mathrm{C}}$ to be less than or equal to $\mathrm{V}_{\mathrm{CC}}$ in most applications, it can be higher than $\mathrm{V}_{\mathrm{CC}}$ as long as it does not exceed $V_{C C}$ before $V_{C C}$ has reached at least 1.8 V .

## Table 4. SPI Data Format

| BYTE | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| First | SW16B | SW15B | SW14B | SW13B | SW12B | SW11B | SW10B | SW09B |
| Second | SW08B | SW07B | SW06B | SW05B | SW04B | SW03B | SW02B | SW01B |
| Third | SW16A | SW15A | SW14A | SW13A | SW12A | SW11A | SW10A | SW09A |
| Fourth | SW08A | SW07A | SW06A | SW05A | SW04A | SW03A | SW02A | SW01A |



Figure 12. SPI Timing Details


Figure 13. SPI Timing Diagram

## Applications Information

## Serial Bus Configurations

The MAX14661 was designed to support a wide variety of multiplexing applications. Multiple devices can be used in a system to expand the number of ports being multiplexed. With the two address-select pins provided in $I^{2} \mathrm{C}$ mode, four devices can be attached to the same ${ }^{2} \mathrm{C}$ bus simultaneously using only two pins. There are also several options for addressing multiple devices when using the SPI interface. Using only three pins on the microcon-
troller, as many devices as desired can be loaded by connecting all the CS and SCK pins in parallel and chaining the DOUT pin from one device to the DIN pin on the next. It is also acceptable to provide a separate $\overline{\mathrm{CS}}$ pin for each device so that they can be individually addressed and loaded. Alternatively a separate data line can be used for each device to reduce the time required to load all the devices. Some of the options and tradeoffs are listed in Table 5, as well as example application diagrams in the Typical Application Circuit.

## Table 5. Benefits and Limitations of Different Serial-Bus Configurations

| SERIAL BUS | PINS | BENEFITS | LIMITATIONS |
| :--- | :---: | :--- | :--- |
| I $^{2} \mathrm{C}$ (Figure 16) | 2 | Fewest Pins | Maximum four devices per bus, slow protocol, no <br> simultaneous updates across all devices |
| SPI Daisy <br> Chain <br> (Figure 19) | 3 | Faster than $I^{2} \mathrm{C}$ with only one additional pin, <br> simultaneous updates across all devices in chain | $\mathrm{n} \times 32$ clocks required to load all devices |
| SPI Separate <br> CS (Figure 17) | $\mathrm{n}+2$ | Common SPI implementation, quick for single <br> device updates | $\mathrm{n} \times 32$ clocks required to load all devices, <br> requires an additional pin per device, no <br> simultaneous updates across all devices |
| SPI Separate <br> Data <br> (Figure 18) | $\mathrm{n}+2$ | Fastest loading for multiple devices, <br> simultaneous updates across all devices | Requires an additional pin per device, may not <br> be supported by SPI controller |

## Extended ESD

ESD protection structures are incorporated on all pins to protect against electrostatic discharges up to $\pm 2 \mathrm{kV}$ (HBM) encountered during handling and assembly. AB and COM_ are further protected against ESD up to $\pm 10 \mathrm{kV}$ (HBM) without damage. The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the MAX14661 continues to function without latchup.


Figure 14. Human Body ESD Test Model

## ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

## Human Body Model

Figure 14 shows the Human Body Model. Figure 15 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor.


Figure 15. Human Body Current Waveform

## Typical Application Circuit



Figure 16. ${ }^{2}{ }^{2}$ C Controlled 64:2 MUX

## Typical Application Circuit (continued)



Figure 17. SPI Separate $\overline{C S}$ 16:4

## Typical Application Circuit (continued)



Figure 18. SPI Separate Data 16:16 MUX

## Typical Application Circuit (continued)



Figure 19. SPI Daisy Chain 256:2 MUX

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX14661ETI + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TQFN <br> $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ |
| MAX14661ETI +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TQFN <br> $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ |

+Denotes lead $(\mathrm{Pb})$-free/RoHS-compliant package.
$T=$ Tape and reel
*EP = Exposed Pad.

## Chip Information

PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 28 TQFN-EP | $\mathrm{T} 2844+1$ | $\underline{21-0139}$ | $\underline{90-0035}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $6 / 13$ | Initial release | - |
| 1 | $1 / 14$ | Added MAX14661ETI+ | 26 |
| 2 | $1 / 15$ | Updated page 1 content | 1 |

## Стандарт Злектрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:
Телефон: +7 8126271435
Электронная почта: sales@st-electron.ru
Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера H, помещение 100-Н Офис 331

