SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

•	<i>UBT</i> ™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type	SN54ALVTH1 SN74ALVTH16601		G, DG	
	Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode	OEAB	1	56	CLKENAB
•	State-of-the-Art Advanced BiCMOS	LEAB			CLKAB
	Technology (ABT) <i>Widebus</i> ™ Design for 2.5-V and 3.3-V Operation and Low	A1 [			] B1
	Static-Power Dissipation	GND [			] GND
•	•	A2 [			] B2
•	Support Mixed-Mode Signal Operation (5-V	A3 [			] B3
	Input and Output Voltages With 2.3-V to	V <sub>CC</sub>			V <sub>CC</sub>
	3.6-V V <sub>CC</sub> )	A4 L			] B4
•	Typical V <sub>OLP</sub> (Output Ground Bounce)	A5 [			B5
	<0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	A6 [			] B6
•	High-Drive (–24/24 mA at 2.5-V and	GND [			] GND
	–32/64 mA at 3.3-V V <sub>CC</sub> )	A7 [		r	] B7
•	I <sub>off</sub> and Power-Up 3-State Support Hot	A8			] B8
	Insertion	A9 [			] B9
•	Use Bus Hold on Data Inputs in Place of	A10			] B10
	External Pullup/Pulldown Resistors to	A11			] B11
	Prevent the Bus From Floating	A12			B12
•	Auto3-State Eliminates Bus Current	GND			] GND
÷	Loading When Output Exceeds V <sub>CC</sub> + 0.5 V	A13 [ A14 [			] B13
•	Flow-Through Architecture Facilitates	A14 L A15 [			] B14 ] B15
•	Printed Circuit Board Layout				
•	-	VCC L A16 [			] VCC ] B16
•	Distributed V <sub>CC</sub> and GND Pin Configuration	A10 L			] B17
	Minimizes High-Speed Switching Noise	GND			] GND
•	ESD Protection Exceeds 2000 V Per	A18			] B18
	MIL-STD-883, Method 3015; Exceeds 200 V				CLKBA
	Using Machine Model (C = 200 pF, R = 0)	LEBA			CLKENBA
	Latch-Up Performance Exceeds 100 mA Per		-0	20	

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package
- NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR and the DGVR package is abbreviated to VR.

#### description

The 'ALVTH16601 devices are 18-bit universal bus transceivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UBT and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

#### description (continued)

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

This device is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down. which prevents driver conflict.

When V<sub>CC</sub> is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16601 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH16601 is characterized for operation from -40°C to 85°C.


	FUNCTION TABLET										
	INPUTS										
CLKENAB	CLKENAB OEAB LEAB CLKAB A										
Х	Н	Х	Х	Х	Z						
Х	L	Н	Х	L	L						
Х	L	Н	Х	Н	Н						
н	L	L	Х	Х	в <sub>0</sub> ‡						
н	L	L	Х	Х	в <sub>0</sub> ‡ в <sub>0</sub> ‡						
L	L	L	$\uparrow$	L	L						
L	L	L	$\uparrow$	Н	н						
L	L	L	L or H	Х	в <sub>0</sub> ‡						

<sup>†</sup>A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999



logic diagram (positive logic)

To 17 Other Channels



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> 0.5 V to 4.6 V Input voltage range, V <sub>I</sub> (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1)0.5 V to 7 V
Output current in the low state, I <sub>O</sub> : SN54ALVTH16601
SN74ALVTH16601
Output current in the high state, I <sub>O</sub> : SN54ALVTH1660148 mA
SN74ALVTH16601
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package
DGV package
DL package
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage		1.7		1	1.7			V
VIL	Low-level input voltage			Vin.	0.7			0.7	V
VI	Input voltage		0	Vcc	5.5	0	VCC	5.5	V
ЮН	High-level output current			1	-6			-8	mA
	Low-level output current			5	6			8	mA
IOL	Low-level output current; current duty cycle $\leq$	50%; f ≥ 1 kHz	20,	5	18			24	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

# recommended operating conditions, V\_CC = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH1	6601	SN74	SN74ALVTH16601		
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2		2	2			V
VIL	Low-level input voltage			N.	0.8			0.8	V
VI	Input voltage		0	Vcc	5.5	0	VCC	5.5	V
ЮН	High-level output current			7	-24			-32	mA
le.	Low-level output current			5	24			32	A
IOL	Low-level output current; current duty cycle $\leq$	50%; f ≥ 1 kHz	20,	2	48			64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9		10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
Т <sub>А</sub>	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

PARAMETER		TEST OF		SN54	ALVTH1	6601	SN74	ALVTH1	6601	UNIT	
		TEST CO	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		V <sub>CC</sub> = 2.3 V,	lj = -18 mA			-1.2			-1.2	V	
		$V_{CC}$ = 2.3 V to 2.7 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> –0.	.2		V <sub>CC</sub> -0.	2			
VOH		V <sub>CC</sub> = 2.3 V	I <sub>OH</sub> = –6 mA	1.8						V	
		VCC = 2.3 V	I <sub>OH</sub> = –8 mA				1.8				
		$V_{CC}$ = 2.3 V to 2.7 V,	I <sub>OL</sub> = 100 μA			0.2			0.2		
			$I_{OL} = 6 \text{ mA}$			0.4					
VOL		V <sub>CC</sub> = 2.3 V	I <sub>OL</sub> = 8 mA						0.4	V	
		VCC = 2.5 V	I <sub>OL</sub> = 18 mA			0.5					
			I <sub>OL</sub> = 24 mA						0.5		
V <sub>RST</sub> ‡	:	$V_{CC} = 2.7 V$	$I_{O} = 1 \text{ mA},$ $V_{I} = V_{CC} \text{ or GND}$			0.55			0.55	V	
	Control inputs	V <sub>CC</sub> = 2.7 V,	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	V <sub>CC</sub> = 0 or 2.7 V,	V <sub>I</sub> = 5.5 V		RE	10			10		
lj	A or B ports	B ports $V_{CC} = 2.7 V$	V <sub>I</sub> = 5.5 V		7	10			10	μΑ	
			$V_I = V_{CC}$		20	1			1		
			$V_{I} = 0$		3	-5			-5		
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V	2					±100	μΑ	
I <sub>BHL</sub> §		V <sub>CC</sub> = 2.3 V,	V <sub>I</sub> = 0.7 V		115			115		μΑ	
IBHH		V <sub>CC</sub> = 2.3 V,	V <sub>I</sub> = 1.7 V		-10			-10		μΑ	
IBHLO <sup>‡</sup>	#	V <sub>CC</sub> = 2.7 V,	$V_I = 0$ to $V_{CC}$	300			300			μΑ	
Івнно		V <sub>CC</sub> = 2.7 V,	$V_I = 0$ to $V_{CC}$	-300			-300			μΑ	
IEX☆		V <sub>CC</sub> = 2.3 V,	V <sub>O</sub> = 5.5 V			125			125	μΑ	
IOZ(PU	J/PD)□	$V_{CC} \le 1.2 \text{ V}, V_O = \frac{0.5}{0.5} \text{ V}$ V <sub>I</sub> = GND or V <sub>CC</sub> , OE =	/ to V <sub>CC</sub> , don't care			±100			±100	μA	
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1		
ICC		$I_{O} = 0,$	Outputs low		2.5	4.5		2.5	4.5	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		V <sub>CC</sub> = 2.5 V,	V <sub>I</sub> = 2.5 V or 0		3			3		pF	
Cio		V <sub>CC</sub> = 2.5 V,	$V_{O} = 2.5 \text{ V or } 0$		7			7		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> Data must not be loaded into the flip-flops/latches after applying power.

§ The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to V<sub>CC</sub> and then lowering it to VIH min.

# An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

 $\star$ Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

□High-impedance state during power up or power down



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

	DAMETED	TEOT		SN54ALV	/TH16601	SN74AL	VTH16601	UNIT
PA	RAMETER	IEST	CONDITIONS	ΜΙΝ ΤΥ	'P <sup>†</sup> MAX	MIN T	YPT MAX	UNIT
VIK		V <sub>CC</sub> = 3 V,	lj = -18 mA		-1.2		-1.2	V
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		
VOH			I <sub>OH</sub> = -24 mA	2				V
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA			2		
		V <sub>CC</sub> = 3 V to 3.6 V,	I <sub>OL</sub> = 100 μA		0.2		0.2	
			I <sub>OL</sub> = 16 mA				0.4	
VOL			I <sub>OL</sub> = 24 mA		0.5			v
VOL		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA				0.5	v
			I <sub>OL</sub> = 48 mA		0.55			
			I <sub>OL</sub> = 64 mA				0.55	
V <sub>RST</sub> ‡	:	V <sub>CC</sub> = 3.6 V	$I_O = 1 \text{ mA},$ $V_I = V_{CC} \text{ or GND}$		0.55		0.55	V
	Controlinguite	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND		24 ±1		±1	
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V	٨	10		10	
lj –	A or B ports	or B ports V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V	UC C	10		10	μA
			$V_I = V_{CC}$	20	1		1	
			$V_{I} = 0$	4	-5		-5	
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O}$ = 0 to 4.5 V				±100	μA
I <sub>BHL</sub> §		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 0.8 V	75		75		μΑ
IBHH		V <sub>CC</sub> = 3 V,	$V_{I} = 2 V$	-75		-75		μA
IBHLO	#	V <sub>CC</sub> = 3.6 V,	$V_I = 0$ to $V_{CC}$	500		500		μA
Івнно		V <sub>CC</sub> = 3.6 V,	$V_I = 0$ to $V_{CC}$	-500		-500		μA
I <sub>EX</sub> ☆		V <sub>CC</sub> = 3 V,	V <sub>O</sub> = 5.5 V		125		125	μA
IOZ(PL	J/PD)□	$V_{CC} \le 1.2 \text{ V}, V_O = \frac{0.5}{0.5}$ V <sub>I</sub> = GND or V <sub>CC</sub> , OE	V to V <sub>CC</sub> , = don't care		±100		±100	μA
		V <sub>CC</sub> = 3.6 V,	Outputs high	0	.06 0.1		0.06 0.1	
ICC		$I_{O} = 0,$	Outputs low		3.5 5		3.5 5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled	0	.06 0.1		0.06 0.1	
∆ICC◊		$V_{CC} = 3 V$ to 3.6 V, Or Other inputs at $V_{CC}$ or	ne input at V <sub>CC</sub> – 0.6 V, <sup>.</sup> GND		0.4		0.4	mA
Ci		V <sub>CC</sub> = 3.3 V,	V <sub>I</sub> = 3.3 V or 0		3		3	pF
Cio		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0		7		7	pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

<sup>‡</sup> Data must not be loaded into the flip-flops/latches after applying power.

S The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to VIL max.

The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

#An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

 $\star$ Current into an output in the high state when V<sub>O</sub> > V<sub>CC</sub>

□High-impedance state during power up or power down

◊ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCES143A – SEPTEMBER 1998 – REVISED JULY 1999

# timing requirements over recommended operating free-air temperature range, V\_{CC} = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

				SN54ALVTH16601		SN74ALVT	H16601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency				150		150	MHz
	Pulse duration	LE high		1.8		1.8		~~
tw	Pulse duration	CLK high or low		2.3		2.3		ns
		A or B before CLK↑		4		4		
				5.2		5.2		
	Setup time	A or B before LE↓	CLK high	0.7	EW	0.7		~~
t <sub>su</sub>			CLK low	0.9	E	0.9		ns
			Data high	1.7	6	1.7		
		CLKEN before CLK↑	Data low	2.3		2.3		
		A or B after CLK↑	Data high	0.5		0.5		
		A or B after CLK	Data low	0.5		0.5		
				2.3		2.3		
th	Hold time	A or B after LE↓	CLK low	2.4		2.4		ns
			Data high	0.5		0.5		
		CLKEN after CLK↑	Data low	0.5		0.5		

# timing requirements over recommended operating free-air temperature range, V\_{CC} = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

				SN54ALVT	H16601	SN74ALVT	H16601	UNIT
				MIN MAX		MIN	MAX	UNIT
fclock	Clock frequency				150		150	MHz
	Dulas duration	LE high		1.8		1.8		
tw	Pulse duration	CLK high or low		2.3		2.3		ns
			Data high	2.4		2.4		
		A or B before CLK↑	Data low	3.8		3.8		
	Setup time	A or B before LE $\downarrow$	CLK high	1	EN	1		ns
t <sub>su</sub>			CLK low	0.6	EL	0.6		115
			Data high	1.4 🭳	G	1.4		
		CLKEN before CLK1	Data low	1.9		1.9		
		A or B after CLK↑	Data high	0.5		0.5		
		A or B after CLK	Data low	0.5		0.5		
	Lod time		CLK high	2		2		
th	Hold time	A or B after LE↓	CLK low	2.3		2.3		ns
			Data high	0.6		0.6		
		CLKEN after CLK1	Data low	0.5		0.5		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF, V<sub>CC</sub> = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	SN54ALVT	H16601	SN74ALVT	H16601	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
fmax			150		150		MHz
<sup>t</sup> PLH	B or A	A or B	1.1	<u>4</u> .1	1.1	4.1	ns
<sup>t</sup> PHL	BOLA	AUB	1.6	4.8	1.6	4.8	115
<sup>t</sup> PLH	LEBA or LEAB	A or B	2.1	5	2.1	5	ns
<sup>t</sup> PHL		AUB	2.4	5.4	2.4	5.4	115
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	2	5	2	5	ns
<sup>t</sup> PHL	CLKBA OF CLKAB	AUD	2.5	5.9	2.5	5.9	115
<sup>t</sup> PZH	OEBA or OEAB	A or B	<b>Q</b> 1.2	4.8	1.2	4.8	ns
<sup>t</sup> PZL	OEBA OF OEAB	AUB	1	4.6	1	4.6	115
<sup>t</sup> PHZ	OEBA or OEAB	A or B	1.2	5.2	1.2	5.2	ns
<sup>t</sup> PLZ		A 01 B	1	3.9	1	3.9	115

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF, V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVT	H16601	SN74ALVT	H16601	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
fmax			150		150		MHz
<sup>t</sup> PLH	B or A	A or B	1.4	3.9	1.4	3.9	ns
<sup>t</sup> PHL	BOLA	AUB	1.1	3.9	1.1	3.9	115
<sup>t</sup> PLH	LEBA or LEAB	A or B	2	4.6	2	4.6	ns
<sup>t</sup> PHL	LEDA OI LEAD	AUB	2.1	4.6	2.1	4.6	115
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	1.9	4.5	1.9	4.5	ns
<sup>t</sup> PHL	CLKBA OF CLKAB	AUB	2.2	4.6	2.2	4.6	115
<sup>t</sup> PZH	OEBA or OEAB	A or B	Q 1	4.2	1	4.2	ns
<sup>t</sup> PZL	OEBA OF OEAB	AUB	1	4.4	1	4.4	115
<sup>t</sup> PHZ	OEBA or OEAB	A or B	1.8	5.3	1.8	5.3	ns
<sup>t</sup> PLZ		AUB	1.7	4.6	1.7	4.6	115



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999




- NOTES: A. Cl includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
    C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCES143A - SEPTEMBER 1998 - REVISED JULY 1999



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\le$  10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub>  $\le$  2.5 ns. t<sub>f</sub>  $\le$  2.5 ns.
  - $C_{1}$  An input pulses are supplied by generators having the following characteristics. PRR  $\leq$  10 MHz, 20 = 50.22,  $t_{1} \leq 2.5$  Hs,  $t_{1} \leq 2.5$  Hs

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74ALVTH16601DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16601DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16601GRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16601GRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16601VRE4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16601VRG4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16601DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16601DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16601GR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16601VR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVTH16601DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74ALVTH16601GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ALVTH16601VR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1



# PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH16601DLR	SSOP	DL	56	1000	346.0	346.0	49.0
SN74ALVTH16601GR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74ALVTH16601VR	TVSOP	DGV	56	2000	346.0	346.0	41.0

# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331