


CY74FCT821T

10-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS

SCCS033B– MAY 1994 – REVISED NOVEMBER 2001

- **Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29821**
- **Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions**
- **Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics**
- **I_{off} Supports Partial-Power-Down Mode Operation**
- **Matched Rise and Fall Times**
- **Fully Compatible With TTL Input and Output Logic Levels**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **64-mA Output Sink Current**
32-mA Output Source Current
- **High-Speed Parallel Register With Positive-Edge-Triggered D-Type Flip-Flops**
- **3-State Outputs**

P, Q, OR SO PACKAGE
(TOP VIEW)



description

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT821T is a 10-bit-wide buffered version of the popular CY74FCT374 function. This device is ideal for use as an output port requiring high I_{OL}/I_{OH} .

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

PIN DESCRIPTION

| NAME | I/O | DESCRIPTION |
|-----------------|-----|---|
| D | I | D flip-flop data inputs |
| CP | O | Clock pulse for the register. Enters data into the register on the low-to-high clock transition. |
| Y | O | Register 3-state outputs |
| \overline{OE} | I | Output control. When \overline{OE} is high, the Y outputs are in the high-impedance state. When \overline{OE} is low, true register data is present at the Y outputs. |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

CY74FCT821T

10-BIT BUS-INTERFACE REGISTER

WITH 3-STATE OUTPUTS

SCCS033B—MAY 1994—REVISED NOVEMBER 2001

ORDERING INFORMATION

| TA | PACKAGE† | | SPEED (ns) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-----------|---------------|------------------|-----------------------|------------------|
| -40°C to 85°C | QSOP – Q | Tape and reel | 6 | CY74FCT821CTQCT | FCT821C |
| | SOIC – SO | Tube | 6 | CY74FCT821CTSOC | FCT821C |
| | | Tape and reel | 6 | CY74FCT821CTSUCT | |
| | DIP – P | Tube | 7.5 | CY74FCT821BTPC | CY74FCT821BTPC |
| | SOIC – SO | Tube | 7.5 | CY74FCT821BTSOC | FCT821B |
| | | Tape and reel | 7.5 | CY74FCT821BTSUCT | |
| | QSOP – Q | Tape and reel | 10 | CY74FCT821ATQCT | FCT821A |
| | SOIC – SO | Tube | 10 | CY74FCT821ATSOC | FCT821A |
| Tape and reel | | 10 | CY74FCT821ATSUCT | | |


† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

| INPUTS | | | INTERNAL OUTPUTS | | FUNCTION |
|-----------------|---|----|------------------|---|----------|
| \overline{OE} | D | CP | Q | Y | |
| H | X | ↑ | L | Z | Z |
| H | L | ↑ | L | Z | Load |
| H | H | ↑ | H | Z | |
| L | L | ↑ | L | L | |
| L | H | ↑ | H | H | |

H = High logic level, L = Low logic level, X = Don't care, ↑ = Low-to-high transition, Z = High-impedance state

logic diagram (positive logic)



CY74FCT821T
10-BIT BUS-INTERFACE REGISTER
WITH 3-STATE OUTPUTS

SCCS033B– MAY 1994 – REVISED NOVEMBER 2001

absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

| | |
|--|----------------|
| Supply voltage range to ground potential | –0.5 V to 7 V |
| DC input voltage range | –0.5 V to 7 V |
| DC output voltage range | –0.5 V to 7 V |
| DC output current (maximum sink current/pin) | 120 mA |
| Package thermal impedance, θ_{JA} (see Note 1): P package | 67°C/W |
| (see Note 2): Q package | 61°C/W |
| (see Note 2): SO package | 46°C/W |
| Ambient temperature range with power applied, T_A | –65°C to 135°C |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.
 2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

| | MIN | NOM | MAX | UNIT |
|--------------------------------------|------|-----|------|------|
| V_{CC} Supply voltage | 4.75 | 5 | 5.25 | V |
| V_{IH} High-level input voltage | 2 | | | V |
| V_{IL} Low-level input voltage | | | 0.8 | V |
| I_{OH} High-level output current | | | –32 | mA |
| I_{OL} Low-level output current | | | 64 | mA |
| T_A Operating free-air temperature | –40 | | 85 | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



CY74FCT821T

10-BIT BUS-INTERFACE REGISTER

WITH 3-STATE OUTPUTS

SCCS033B—MAY 1994—REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|-------------------|--|--|--|------|---------|---------------|
| V_{IK} | $V_{CC} = 4.75\text{ V}$, | $I_{IN} = -18\text{ mA}$ | | -0.7 | -1.2 | V |
| V_{OH} | $V_{CC} = 4.75\text{ V}$ | $I_{OH} = -32\text{ mA}$ | | 2 | | V |
| | | $I_{OH} = -15\text{ mA}$ | 2.4 | 3.3 | | |
| V_{OL} | $V_{CC} = 4.75\text{ V}$, | $I_{OL} = 64\text{ mA}$ | | 0.3 | 0.55 | V |
| V_{hys} | All inputs | | | 0.2 | | V |
| I_I | $V_{CC} = 5.25\text{ V}$, | $V_{IN} = V_{CC}$ | | | 5 | μA |
| I_{IH} | $V_{CC} = 5.25\text{ V}$, | $V_{IN} = 2.7\text{ V}$ | | | ± 1 | μA |
| I_{IL} | $V_{CC} = 5.25\text{ V}$, | $V_{IN} = 0.5\text{ V}$ | | | ± 1 | μA |
| I_{OZH} | $V_{CC} = 5.25\text{ V}$, | $V_{OUT} = 2.7\text{ V}$ | | | 10 | μA |
| I_{OZL} | $V_{CC} = 5.25\text{ V}$, | $V_{OUT} = 0.5\text{ V}$ | | | -10 | μA |
| I_{OS}^\ddagger | $V_{CC} = 5.25\text{ V}$, | $V_{OUT} = 0\text{ V}$ | -60 | -120 | -225 | mA |
| I_{off} | $V_{CC} = 0\text{ V}$, | $V_{OUT} = 4.5\text{ V}$ | | | ± 1 | μA |
| I_{CC} | $V_{CC} = 5.25\text{ V}$, | $V_{IN} \leq 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ | | 0.1 | 0.2 | mA |
| ΔI_{CC} | $V_{CC} = 5.25\text{ V}$, $V_{IN} = 3.4\text{ V}^\S$, $f_1 = 0$, Outputs open | | | 0.5 | 2 | mA |
| I_{CCD}^\P | $V_{CC} = 5.25\text{ V}$, One bit switching at 50% duty cycle, Outputs open, $OE = EN = \text{GND}$, $V_{IN} \leq 0.2\text{ V}$ or $V_{IN} \geq V_{CC} - 0.2\text{ V}$ | | | 0.06 | 0.12 | mA/MHz |
| $I_{C\#}$ | $V_{CC} = 5.25\text{ V}$, Outputs open, $OE = \overline{EN} = \text{GND}$ | One bit switching at $f_1 = 5\text{ MHz}$ at 50% duty cycle | $V_{IN} \leq 0.2\text{ V}$ or $V_{IN} \geq V_{CC} - 0.2\text{ V}$ | 0.7 | 1.4 | mA |
| | | | $V_{IN} = 3.4\text{ V}$ or GND | 1.2 | 3.4 | |
| | | Eight bits switching at $f_1 = 2.5\text{ MHz}$ at 50% duty cycle | $V_{IN} \leq 0.2\text{ V}$ or $V_{IN} \geq V_{CC} - 0.2\text{ V}$ | 1.6 | 3.2 | |
| | | | $V_{IN} = 3.4\text{ V}$ or GND | 3.9 | 12.2 | |
| C_i | | | | 5 | 10 | pF |
| C_o | | | | 9 | 12 | pF |

† Typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

§ Per TTL-driven input ($V_{IN} = 3.4\text{ V}$); all other inputs at V_{CC} or GND

¶ This parameter is derived for use in total power-supply calculations.

$I_C = I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$

Where:

I_C = Total supply current

I_{CC} = Power-supply current with CMOS input levels

ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4\text{ V}$)

D_H = Duty cycle for TTL inputs high

N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

f_0 = Clock frequency for registered devices, otherwise zero

f_1 = Input signal frequency

N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I_{CC} formula.



CY74FCT821T
10-BIT BUS-INTERFACE REGISTER
WITH 3-STATE OUTPUTS

SCCS033B– MAY 1994 – REVISED NOVEMBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | | | TEST LOAD | CY74FCT821AT | | CY74FCT821BT | | CY74FCT821CT | | UNIT |
|-----------|----------------------------------|------|---|--------------|-----|--------------|-----|--------------|-----|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_w | Pulse duration | CP | $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$ | 7 | | 6 | | 6 | | ns |
| t_{su} | Setup time, before CP \uparrow | Data | $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$ | 4 | | 3 | | 3 | | ns |
| t_h | Hold time, after CP \uparrow | Data | $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$ | 2 | | 1.5 | | 1.5 | | ns |


switching characteristics over operating free-air temperature range (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST LOAD | CY74FCT821AT | | CY74FCT821BT | | CY74FCT821CT | | UNIT |
|-----------|-----------------|-------------|--|--------------|-----|--------------|-----|--------------|-----|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| t_{PLH} | CP | Y | $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$ | 10 | | 7.5 | | 6 | | ns |
| t_{PHL} | | | | 10 | | 7.5 | | 6 | | |
| t_{PLH} | CP | Y | $C_L = 300 \text{ pF}$, $R_L = 500 \Omega$ | 20 | | 15 | | 12.5 | | ns |
| t_{PHL} | | | | 20 | | 15 | | 12.5 | | |
| t_{PZH} | \overline{OE} | Y | $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$ | 12 | | 8 | | 7 | | ns |
| t_{PZL} | | | | 12 | | 8 | | 7 | | |
| t_{PZH} | \overline{OE} | Y | $C_L = 300 \text{ pF}$, $R_L = 500 \Omega$ | 23 | | 15 | | 12.5 | | ns |
| t_{PZL} | | | | 23 | | 15 | | 12.5 | | |
| t_{PHZ} | \overline{OE} | Y | $C_L = 5 \text{ pF}$, $R_L = 500 \Omega$ | 7 | | 6.5 | | 6 | | ns |
| t_{PLZ} | | | | 7 | | 6.5 | | 6 | | |
| t_{PHZ} | \overline{OE} | Y | $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$ | 8 | | 7.5 | | 6.5 | | ns |
| t_{PLZ} | | | | 8 | | 7.5 | | 6.5 | | |

CY74FCT821T
10-BIT BUS-INTERFACE REGISTER
WITH 3-STATE OUTPUTS

SCCS033B—MAY 1994—REVISED NOVEMBER 2001

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS

LOAD CIRCUIT FOR 3-STATE OUTPUTS



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp (3) | Op Temp (°C) | Top-Side Markings (4) | Samples |
|--------------------|---------------|--------------|-----------------|------|-------------|-------------------------|------------------|----------------------|--------------|--------------------------|-------------------------|
| CY74FCT821ATQCT | ACTIVE | SSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATQCTE4 | ACTIVE | SSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATQCTG4 | ACTIVE | SSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATSOC | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATSOCE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATSOCG4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATSOCT | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATSOCTE4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821A | Samples |
| CY74FCT821ATSOCTG4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821A | Samples |
| CY74FCT821BTPC | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | CY74FCT821BTPC | Samples |
| CY74FCT821BTPCE4 | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | CY74FCT821BTPC | Samples |
| CY74FCT821BTSOC | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821B | Samples |
| CY74FCT821BTSOCE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821B | Samples |
| CY74FCT821BTSOCG4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821B | Samples |
| CY74FCT821BTSOCT | OBSOLETE | SOIC | DW | 24 | | TBD | Call TI | Call TI | -40 to 85 | FCT821B | |
| CY74FCT821BTSOCTE4 | OBSOLETE | SOIC | DW | 24 | | TBD | Call TI | Call TI | -40 to 85 | | |
| CY74FCT821BTSOCTG4 | OBSOLETE | SOIC | DW | 24 | | TBD | Call TI | Call TI | -40 to 85 | | |
| CY74FCT821CTQCT | ACTIVE | SSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT821C | Samples |

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish | MSL Peak Temp (3) | Op Temp (°C) | Top-Side Markings (4) | Samples |
|--------------------|---------------|--------------|-----------------|------|-------------|-------------------------|------------------|----------------------|--------------|--------------------------|-------------------------|
| CY74FCT821CTQCTE4 | ACTIVE | SSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT821C | Samples |
| CY74FCT821CTQCTG4 | ACTIVE | SSOP | DBQ | 24 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | FCT821C | Samples |
| CY74FCT821CTSOC | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821C | Samples |
| CY74FCT821CTSOCE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821C | Samples |
| CY74FCT821CTSOCG4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821C | Samples |
| CY74FCT821CTSOCT | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821C | Samples |
| CY74FCT821CTSOCTE4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821C | Samples |
| CY74FCT821CTSOCTG4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | FCT821C | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| CY74FCT821ATQCT | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CY74FCT821ATSOCT | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |
| CY74FCT821CTQCT | SSOP | DBQ | 24 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CY74FCT821CTSOCT | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| CY74FCT821ATQCT | SSOP | DBQ | 24 | 2500 | 367.0 | 367.0 | 38.0 |
| CY74FCT821ATSOCT | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |
| CY74FCT821CTQCT | SSOP | DBQ | 24 | 2500 | 367.0 | 367.0 | 38.0 |
| CY74FCT821CTSOCT | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |


MECHANICAL DATA

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 -  The 28 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G24)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-013 variation AD.

DBQ (R-PDSO-G24)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
 - D. Falls within JEDEC MO-137 variation AE.

DBQ (R-PDSO-G24)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|--|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com



Стандарт Электрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научно-исследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,
Промышленная ул, дом № 19, литера Н,
помещение 100-Н Офис 331