# **Analog Multiplexer / Demultiplexer**

# **High-Performance Silicon-Gate CMOS**

The MC74LVXT8053 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to GND).

The LVXT8053 is similar in pinout to the high-speed HC4053A, and the metal-gate MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected by means of an analog switch to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel–Select and Enable inputs are compatible with TTL–type input thresholds. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic–level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the higher–voltage power supply.

The MC74LVXT8053 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVXT8053 to be used to interface 5.0 V circuits to 3.0 V circuits.

This device has been designed so that the ON resistance  $(R_{on})$  is more linear over input voltage than  $R_{on}$  of metal-gate CMOS analog switches.

#### **Features**

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range  $(V_{CC} GND) = 2.0 \text{ V}$  to 6.0 V
- Digital (Control) Power Supply Range ( $V_{CC}$  GND) = 2.0 V to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance With the Requirements of JEDEC Standard No. 7A
- These Devices are Pb-Free and are RoHS Compliant



# ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 M SUFFIX CASE 966




LVXT8053 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**


See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.



**FUNCTION TABLE - MC74LVXT8053** 

| Control Inputs |          |             |        |     |       |      |
|----------------|----------|-------------|--------|-----|-------|------|
| Enable         | С        | Select<br>B | t<br>A | ON  | Chann | ale  |
| Lilable        | <u> </u> |             | ^      | UI. | Onani | 1013 |
| L              | L        | L           | L      | Z0  | Y0    | X0   |
| L              | L        | L           | Н      | Z0  | Y0    | X1   |
| L              | L        | Н           | L      | Z0  | Y1    | X0   |
| L              | L        | Н           | Н      | Z0  | Y1    | X1   |
| L              | Н        | L           | L      | Z1  | Y0    | X0   |
| L              | Н        | L           | Н      | Z1  | Y0    | X1   |
| L              | Н        | Н           | L      | Z1  | Y1    | X0   |
| L              | Н        | Н           | Н      | Z1  | Y1    | X1   |
| Н              | X        | Χ           | Χ      |     | NONE  |      |

X = Don't Care



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

Figure 1. LOGIC DIAGRAM

Triple Single-Pole, Double-Position Plus Common Off

# **ORDERING INFORMATION**

| Device            | Package                | Shipping <sup>†</sup> |
|-------------------|------------------------|-----------------------|
| MC74LVXT8053DR2G  | SOIC-16<br>(Pb-Free)   | 2500 Tape & Reel      |
| MC74LVXT8053DTR2G | TSSOP-16*              | 2500 Tape & Reel      |
| MC74LVXT80531MG   | SOEIAJ-16<br>(Pb-Free) | 50 Units / Rail       |
| MC74LVXT8053MELG  | SOEIAJ-16<br>(Pb-Free) | 2000 Tape & Reel      |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>This package is inherently Pb-Free.

#### **MAXIMUM RATINGS**

| Symbol           | Parameter  | Value                         | Unit |
|------------------|--|-------------------------------|------|
| V <sub>CC</sub>  | Positive DC Supply Voltage (Referenced to GND)               | -0.5 to + 7.0                 | V    |
| V <sub>IS</sub>  | Analog Input Voltage   | -0.5 to V <sub>CC</sub> + 0.5 | V    |
| V <sub>in</sub>  | Digital Input Voltage (Referenced to GND)                    | –0.5 to V <sub>CC</sub> + 0.5 | V    |
| I                | DC Current, Into or Out of Any Pin                           | -20                           | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air, SOIC Package† TSSOP Package† | 500<br>450                    | mW   |
| T <sub>stg</sub> | Storage Temperature Range                                    | -65 to + 150                  | °C   |
| TL               | Lead Temperature, 1 mm from Case for 10 Seconds              | 260                           | °C   |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

†Derating - SOIC Package: - 7 mW/°C from 65°C to 125°C TSSOP Package: - 6.1 mW/°C from 65°C to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

#### RECOMMENDED OPERATING CONDITIONS

| Symbol                          | Parameter   | Min         | Max             | Unit |
|---------------------------------|---|-------------|-----------------|------|
| V <sub>CC</sub>                 | Positive DC Supply Voltage (Referenced to GND)            | 2.0         | 6.0             | V    |
| V <sub>IS</sub>                 | Analog Input Voltage                                      | 0.0         | V <sub>CC</sub> | V    |
| V <sub>in</sub>                 | Digital Input Voltage (Referenced to GND)                 | GND         | V <sub>CC</sub> | V    |
| V <sub>IO</sub> *               | Static or Dynamic Voltage Across Switch                   |             | 1.2             | V    |
| T <sub>A</sub>                  | Operating Temperature Range, All Package Types            | <b>–</b> 55 | + 85            | °C   |
| t <sub>r</sub> , t <sub>f</sub> | Input Rise/Fall Time<br>(Channel Select or Enable Inputs) | 0           | 100             | ns/V |
|                                 | $V_{CC} = 3.3 V \pm 0.3 V$<br>$V_{CC} = 5.0 V \pm 0.5 V$  | 0<br>0      | 100<br>20       |      |

<sup>\*</sup>For voltage drops across switch greater than 1.2 V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

# DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

|                 |  |   | v <sub>cc</sub>   | Guara              | nteed Lin          | nit                |      |
|-----------------|--|---|-------------------|--------------------|--------------------|--------------------|------|
| Symbol          | Parameter  | Condition   | v                 | -55 to 25°C        | ≤ <b>85°C</b>      | ≤125°C             | Unit |
| V <sub>IH</sub> | Minimum High-Level Input Voltage,<br>Channel-Select or Enable Inputs | R <sub>on</sub> = Per Spec  | 3.0<br>4.5<br>5.5 | 1.2<br>2.0<br>2.0  | 1.2<br>2.0<br>2.0  | 1.2<br>2.0<br>2.0  | V    |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage,<br>Channel-Select or Enable Inputs  | R <sub>on</sub> = Per Spec  | 3.0<br>4.5<br>5.5 | 0.53<br>0.8<br>0.8 | 0.53<br>0.8<br>0.8 | 0.53<br>0.8<br>0.8 | V    |
| I <sub>in</sub> | Maximum Input Leakage Current,<br>Channel-Select or Enable Inputs    | $V_{in} = V_{CC}$ or GND,   | 5.5               | ± 0.1              | ± 1.0              | ± 1.0              | μΑ   |
| I <sub>CC</sub> | Maximum Quiescent Supply<br>Current (per Package)                    | Channel Select, Enable and $V_{IS} = V_{CC}$ or GND; $V_{IO} = 0 \text{ V}$ | 5.5               | 4                  | 40                 | 160                | μΑ   |

# DC ELECTRICAL CHARACTERISTICS Analog Section

|                  |  |  |                   | Guara            | nteed Lim      | nit            |      |
|------------------|--|--|-------------------|------------------|----------------|----------------|------|
| Symbol           | Parameter  | Test Conditions  | V <sub>CC</sub>   | −55 to 25°C      | ≤<br>85°C      | ≤<br>125°C     | Unit |
| R <sub>on</sub>  | Maximum "ON" Resistance  | $V_{in} = V_{IL} \text{ or } V_{IH}$<br>$V_{IS} = V_{CC} \text{ to GND}$<br>$ I_S  \le 10.0 \text{ mA (Figures 1, 2)}$ | 3.0<br>4.5<br>5.5 | 40<br>30<br>25   | 45<br>32<br>28 | 50<br>37<br>30 | Ω    |
|                  |  | $V_{in} = V_{IL}$ or $V_{IH}$<br>$V_{IS} = V_{CC}$ or GND (Endpoints)<br>$ I_S  \le 10.0$ mA (Figures 1, 2)            | 3.0<br>4.5<br>5.5 | 30<br>25<br>20   | 35<br>28<br>25 | 40<br>35<br>30 |      |
| ΔR <sub>on</sub> | Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package | $V_{in} = V_{IL} \text{ or } V_{IH}$<br>$V_{IS} = 1/2 (V_{CC} - GND)$<br>$ I_S  \le 10.0 \text{ mA}$                   | 3.0<br>4.5<br>5.5 | 15<br>8.0<br>8.0 | 20<br>12<br>12 | 25<br>15<br>15 | Ω    |
| l <sub>off</sub> | Maximum Off-Channel Leakage<br>Current, Any One Channel                            | $V_{in} = V_{IL}$ or $V_{IH}$ ;<br>$V_{IO} = V_{CC}$ or GND;<br>Switch Off (Figure 3)                                  | 5.5               | 0.1              | 0.5            | 1.0            | μΑ   |
|                  | Maximum Off-Channel<br>Leakage Current,<br>Common Channel                          | $V_{in} = V_{IL}$ or $V_{IH}$ ;<br>$V_{IO} = V_{CC}$ or GND;<br>Switch Off (Figure 4)                                  | 5.5               | 0.1              | 1.0            | 2.0            |      |
| l <sub>on</sub>  | Maximum On-Channel<br>Leakage Current,<br>Channel-to-Channel                       | V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ;<br>Switch-to-Switch =<br>V <sub>CC</sub> or GND; (Figure 5)     | 5.5               | 0.1              | 1.0            | 2.0            | μΑ   |

# $\label{eq:characteristics} \textbf{AC CHARACTERISTICS} \; (C_L = 50 \; pF, \; Input \; t_r = t_f = 3 \; ns)$

|  |   |                      | Vcc                      | Guara                    | nteed Lim                | nit                      |      |
|--|---|----------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| Symbol                                 | Parameter   |                      | V                        | -55 to 25°C              | ≤ <b>85°C</b>            | ≤125°C                   | Unit |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Channel-Sele<br>(Figure 9) | ect to Analog Output | 2.0<br>3.0<br>4.5<br>5.5 | 30<br>20<br>15<br>15     | 35<br>25<br>18<br>18     | 40<br>30<br>22<br>20     | ns   |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Analog Input (Figure 10)   | o Analog Output      | 2.0<br>3.0<br>4.5<br>5.5 | 4.0<br>3.0<br>1.0<br>1.0 | 6.0<br>5.0<br>2.0<br>2.0 | 8.0<br>6.0<br>2.0<br>2.0 | ns   |
| t <sub>PLZ</sub> ,<br>t <sub>PHZ</sub> | Maximum Propagation Delay, Enable to Ana (Figure 11)  | alog Output          | 2.0<br>3.0<br>4.5<br>5.5 | 30<br>20<br>15<br>15     | 35<br>25<br>18<br>18     | 40<br>30<br>22<br>20     | ns   |
| t <sub>PZL</sub> ,<br>t <sub>PZH</sub> | Maximum Propagation Delay, Enable to Ana (Figure 11)  | alog Output          | 2.0<br>3.0<br>4.5<br>5.5 | 20<br>12<br>8.0<br>8.0   | 25<br>14<br>10<br>10     | 30<br>15<br>12<br>12     | ns   |
| C <sub>in</sub>                        | Maximum Input Capacitance, Channel-Sele               | ect or Enable Inputs |                          | 10                       | 10                       | 10                       | pF   |
| C <sub>I/O</sub>                       | Maximum Capacitance                                   | Analog I/O           |                          | 35                       | 35                       | 35                       | pF   |
|  | (All Switches Off)                                    | Common O/I           |                          | 50                       | 50                       | 50                       |      |
| l                                      |   | Feedthrough          |                          | 1.0                      | 1.0                      | 1.0                      |      |

|          |  | Typical @ 25°C, V <sub>CC</sub> = 5.0 V |    |
|----------|--|---|----|
| $C_{PD}$ | Power Dissipation Capacitance (Figure 13)* | 45                                      | pF |

<sup>\*</sup>Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

|        |  |  | V <sub>CC</sub>   | Limit*               |                  |
|--------|--|--|-------------------|----------------------|------------------|
| Symbol | Parameter  | Condition  | V                 | 25°C                 | Unit             |
| BW     | Maximum On–Channel Bandwidth or Minimum Frequency Response (Figure 6)  | $f_{in}$ = 1MHz Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0dBm at $V_{OS}$ ; Increase $f_{in}$ Frequency Until dB Meter Reads –3 dB; $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF  | 3.0<br>4.5<br>5.5 | 120<br>120<br>120    | MHz              |
| -      | Off-Channel Feedthrough Isolation (Figure 7)                           | $f_{in}$ = Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$ $f_{in}$ = 10kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50 pF   | 3.0<br>4.5<br>5.5 | -50<br>-50<br>-50    | dB               |
|        |  | $f_{in}$ = 1.0MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10pF  | 3.0<br>4.5<br>5.5 | -37<br>-37<br>-37    |                  |
| -      | Feedthrough Noise.<br>Channel–Select Input to Common<br>I/O (Figure 8) | $V_{in} \leq$ 1MHz Square Wave (t <sub>r</sub> = t <sub>f</sub> = 3 ns); Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0A; Enable = GND $R_L = 600 \ \Omega, \ C_L = 50 pF$  | 3.0<br>4.5<br>5.5 | 25<br>105<br>135     | mV <sub>PP</sub> |
|        |  | $R_L$ = 10 k $\Omega$ , $C_L$ = 10pF   | 3.0<br>4.5<br>5.5 | 35<br>145<br>190     |                  |
| -      | Crosstalk Between Any Two<br>Switches (Figure 12)                      | $f_{in}$ = Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0dBm at $V_{IS}$ $f_{in}$ = 10 kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50pF  | 3.0<br>4.5<br>5.5 | -50<br>-50<br>-50    | dB               |
|        |  | $f_{in}$ = 1.0MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10pF  | 3.0<br>4.5<br>5.5 | -60<br>-60<br>-60    |                  |
| THD    | Total Harmonic Distortion<br>(Figure 14)                               | $\begin{split} f_{in} = 1 \text{kHz},  R_L = 10  \text{k}\Omega,  C_L = 50 \text{pF} \\ \text{THD} = \text{THD}_{measured} - \text{THD}_{source} \\ V_{IS} = 2.0 V_{PP}  \text{sine wave} \\ V_{IS} = 4.0 V_{PP}  \text{sine wave} \\ V_{IS} = 5.0 V_{PP}  \text{sine wave} \end{split}$ | 3.0<br>4.5<br>5.5 | 0.10<br>0.08<br>0.05 | %                |

<sup>\*</sup>Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, V<sub>CC</sub> = 3.0 V




Figure 1b. Typical On Resistance, V<sub>CC</sub> = 4.5 V

Figure 1c. Typical On Resistance, V<sub>CC</sub> = 5.5 V

6.0




Figure 1. On Resistance Test Set-Up




Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 5. Maximum On Channel Bandwidth, Test Set-Up





Figure 6. Off Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance

Figure 7. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 9a. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



\*Includes all probe and jig capacitance

Figure 10b. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out





Figure 11b. Propagation Delay, Test Set-Up
Enable to Analog Out



in and the Date of the Toronto

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up




Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 13. Power Dissipation Capacitance,
Test Set-Up




Figure 14b. Plot, Harmonic Distortion

#### **APPLICATIONS INFORMATION**

The Channel Select and Enable control pins should be at  $V_{CC}$  or GND logic levels.  $V_{CC}$  being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5V = logic high$$
  
 $GND = 0V = logic low$ 

The maximum analog voltage swing is determined by the supply voltages  $V_{CC}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below GND. In this example, the difference between  $V_{CC}$  and GND is five volts. Therefore, using the configuration of Figure 15, a maximum analog signal of five volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not

connected). However, tying unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC}$$
 – GND = 2 to 6 volts

When voltage transients above  $V_{CC}$  and/or below GND are anticipated on the analog channels, external Germanium or Schottky diodes  $(D_x)$  are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.






Figure 15. Application Example

Figure 16. External Germanium or Schottky Clipping Diodes





a. Low Voltage Logic Level Shifting Control

b. 2-Stage Logic Level Shifting Control

Figure 17. Interfacing Low Voltage CMOS Inputs





Figure 18. Function Diagram, LVXT8053

# **PACKAGE DIMENSIONS**


SOIC-16 CASE 751B-05 ISSUE K



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


|     | MILLIN | IETERS | INC       | HES   |  |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN    | MAX    | MIN       | MAX   |  |
| Α   | 9.80   | 10.00  | 0.386     | 0.393 |  |
| В   | 3.80   | 4.00   | 0.150     | 0.157 |  |
| C   | 1.35   | 1.75   | 0.054     | 0.068 |  |
| D   | 0.35   | 0.49   | 0.014     | 0.019 |  |
| F   | 0.40   | 1.25   | 0.016     | 0.049 |  |
| G   | 1.27   | BSC    | 0.050 BSC |       |  |
| 7   | 0.19   | 0.25   | 0.008     | 0.009 |  |
| K   | 0.10   | 0.25   | 0.004     | 0.009 |  |
| M   | 0°     | 7°     | 0°        | 7°    |  |
| Р   | 5.80   | 6.20   | 0.229     | 0.244 |  |
| R   | 0.25   | 0.50   | 0.010     | 0.019 |  |

# **SOLDERING FOOTPRINT**



#### PACKAGE DIMENSIONS

#### TSSOP-16 CASE 948F-01 **ISSUE B**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.
- FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.


  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

  5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
- (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL
  CONDITION.
  6. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


|     | MILLIMETERS |      | INCHES    |       |  |
|-----|-------------|------|-----------|-------|--|
| DIM | MIN         | MAX  | MIN       | MAX   |  |
| Α   | 4.90        | 5.10 | 0.193     | 0.200 |  |
| В   | 4.30        | 4.50 | 0.169     | 0.177 |  |
| С   |             | 1.20 |           | 0.047 |  |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |  |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |  |
| G   | 0.65 BSC    |      | 0.026     | BSC   |  |
| Н   | 0.18        | 0.28 | 0.007     | 0.011 |  |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |  |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |  |
| Κ   | 0.19        | 0.30 | 0.007     | 0.012 |  |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |  |
| L   | 6.40        | BSC  | 0.252 BSC |       |  |
| М   | 0°          | 8°   | 0 °       | 8°    |  |

# **SOLDERING FOOTPRINT**



#### PACKAGE DIMENSIONS

SOEIAJ-16 CASE 966-01 **ISSUE A** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI DIMENSIONING AND TOLERANCING PER Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
- B. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.

  THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

|                | MILLIN | IETERS | INCHES |       |  |
|----------------|--------|--------|--------|-------|--|
| DIM            | MIN    | MAX    | MIN    | MAX   |  |
| Α              |        | 2.05   |        | 0.081 |  |
| A <sub>1</sub> | 0.05   | 0.20   | 0.002  | 0.008 |  |
| b              | 0.35   | 0.50   | 0.014  | 0.020 |  |
| C              | 0.10   | 0.20   | 0.007  | 0.011 |  |
| D              | 9.90   | 10.50  | 0.390  | 0.413 |  |
| Е              | 5.10   | 5.45   | 0.201  | 0.215 |  |
| е              | 1.27   | BSC    | 0.050  | BSC   |  |
| HE             | 7.40   | 8.20   | 0.291  | 0.323 |  |
| L              | 0.50   | 0.85   | 0.020  | 0.033 |  |
| LE             | 1.10   | 1.50   | 0.043  | 0.059 |  |
| M              | 0 °    | 10 °   | 0 °    | 10 °  |  |
| $Q_1$          | 0.70   | 0.90   | 0.028  | 0.035 |  |
| Z              |        | 0.78   |        | 0.031 |  |

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331