NANALOG
DEVICES

$2\times$, 31.76 W, Digital Input, Filterless Stereo Class-D Audio Amplifier

Data Sheet **[SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf)**

FEATURES

Digital input stereo, high efficiency Class-D amplifier Operates from a single 4.5 V to 16 V supply State-of-the-art, proprietary, filterless Σ-Δ modulation 106.5 dB signal-to-noise ratio 0.004% total harmonic distortion plus noise (THD + N) at 5 W into 8 Ω 38.5 µV rms A weighted output noise Pop/clickless on/off sequence 2× 14.67W output at 12 V supply to 4 Ω loads at <1% THD + N $2\times$ 14.4 W output at 16 V supply to 8 Ω loads at <1% THD + N **Mono mode for increased maximum output power 1× 49.69W output at 16 V supply to 2 Ω loads at <1% THD + N Support for low impedance loads As low as 3 Ω/5 μH in stereo mode As low as 2 Ω/5 μH in mono mode High power efficiency 93.8% efficiency into an 8 Ω load 90.6% efficiency into a 4 Ω load 12.34 mA quiescent current with single 12 V PV_{DD} supply Single supply operation with internal LDOs or option to use an external 5 V and 1.8 V supply for lowest power consumption**

- **I 2C control and hardware modes with up to 16 pin-selectable slots/addresses**
- **Supported sample rates from 8 kHz to 192 kHz; 24-bit resolution Multiple PCM audio serial data formats TDM slave with support for up to 16 devices on a single bus I 2S or left justified slave Adjustable full-scale output tailored for many PVDD sources 2- and 3-cell Li-Ion batteries Digital volume control with selectable smooth ramp Automatic power-down function Supply monitoring automatic gain control (AGC) function reduces system brownout Standalone operational mode without I2C Temperature sensor with 1°C step readout via I2C Short-circuit, undervoltage, and thermal protection Thermal early warning Power-on reset PV_{DD}** sensing ADC **40-lead, 6 mm × 6 mm LFCSP with thermal pad**

APPLICATIONS

Mobile computing All in one computers Portable electronics Wireless speakers Televisions

Figure 1.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=SSM3582.pdf&product=SSM3582&rev=A) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2016–2019 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

13399-001

3399-001

SSM3582

TABLE OF CONTENTS

REVISION HISTORY

4/2016-Revision 0: Initial Version

GENERAL DESCRIPTION

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) is a fully integrated, high efficiency, digital input stereo Class-D audio amplifier. It can operate from a single supply, and requires only a few external components, significantly reducing the circuit bill of materials.

A proprietary, spread spectrum Σ-Δ modulation scheme enables direct connection to the speaker, and ensures state-of-the-art analog performance while lowering radiated emissions compared to other Class-D architectures. An optional ultralow electromagnetic interference (EMI) mode significantly reduces radiated emissions above 100 MHz, enabling longer speaker cable lengths. Audio is transmitted digitally to the amplifier, minimizing the possibility of signal corruption in digital environments. The amplifier provides outstanding analog performance, with an over 106 dB signal-to-noise ratio and a vanishingly low 0.004% $THD + N$.

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) operates from a single 4.5 V to 16 V supply, and is capable of delivering 2×15 W rms continuously into 8 Ω and 4 Ω loads at <1% total harmonic distortion (THD). The efficient modulation scheme maintains excellent power efficiency over a wide range of impedances: 93% into an 8 Ω load and 90% into a 4Ω load. Optimization of the output pulse maintains performance at impedances as low as $3 \Omega/5$ µH, enabling its use with extended bandwidth tweeters.

The pulse code modulation (PCM) audio serial port supports most common protocols, such as I2 S, left justified, and time division multiplexing (TDM), and can address up to 16 devices on a single interface, for up to 32 audio playback channels.

IC operation is controlled through a dedicated I²C interface. The two ADDRx pins (2×, 5-level) define up to 16 individual addresses in I²C and standalone modes, and automatically set the default TDM slots attribution.

A micropower shutdown mode is triggered by removing the digital audio interface clock, with a typical current of <1 µA. A software power-down mode is also available.

An automatic power-down feature shuts down the amplifier and the digital-to-analog converter (DAC) when no signal is present at the input, minimizing power consumption during digital silence. The device restarts when nonzero data is present at the input. Mute and unmute transitions are pop/click free.

Th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) is specified over the commercial temperature range of −40°C to +85°C. The device has built-in thermal shutdown and output short-circuit protection, as well as an early thermal warning with programmable gain limiting to maintain operation.

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) is available in a 40-lead, 6 mm \times 6 mm lead frame chip scale package (LFCSP), with a thermal pad to improve heat dissipation.

SPECIFICATIONS

 $PV_{DD} = 12$ V, $AV_{DD} = 5$ V (external), $DV_{DD} = 1.8$ V (external), $R_L = 8 \Omega + 33$ µH, BCLK = 3.072 MHz, FSYNC = 48 kHz, $T_A = -40^{\circ}C$ to +85°C, unless otherwise noted. The measurements are taken with a 20 kHz AES17 low-pass filter. The other load impedances used are $4 Ω + 15 μH$ and $3 Ω + 10 μH$. Measurements are taken with a 20 kHz AES17 low-pass filter, unless otherwise noted.

Rev. A| Page 4 of 59

SSM3582 Data Sheet

¹ Guaranteed by design.

² Noise performance is based on the bench data for T_A = −40°C to +85°C.

Software master power-down indicates that the clocks are turned off. Automatic power-down indicates that there is no dither or zero input signal with clocks on; the device enters soft power-down after 2048 cycles of zero input values. Quiescent indicates triangular dither with zero input signal. All specifications are typical, with a 48 kHz sample rate, in stereo mode, unless otherwise noted.

¹ N/A means not applicable.

¹ N/A means not applicable.

Table 4. Power Supply Current Consumption, 8 Ω + 33 µH1

¹ N/A means not applicable.

Table 5. Power-Down Current

DIGITAL INPUT/OUTPUT SPECIFICATIONS

Table 6.

¹ The pull-up resistor for SCL and SDA must be scaled according to the external pull-up voltage in the system. The typical value for a pull-up resistor for 1.8 V is 2.2 kΩ.

DIGITAL TIMING SPECIFICATIONS

All timing specifications are given for the default setting (I²S mode) of the serial input port.

DIGITAL INPUT TIMING SPECIFICATIONS

Table 8.

Digital Timing Diagrams

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings apply at 25°C, unless otherwise noted.

Table 9.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} (junction to air) is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages. $θ_{JA}$ and $θ_{JB}$ are determined according to JESD51-9 on a 4-layer (2s2p) printed circuit board (PCB) with natural convection cooling.

Table 10. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 6. Pin Configuration

Table 11. Pin Function Descriptions

l,

¹ PWR is power supply or ground pin, AIN is analog input, DIN is digital input, DIO is digital input/output, and AOUT is analog output.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain = 6.3 V peak

Figure 8. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain = 8.9 V peak

Figure 9. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain = 12.6 V peak

Figure 10. Amplitude vs. Frequency, 60 dBFS Input, Analog Gain = 16 V peak

Figure 11. Amplitude vs. Frequency, No Signal, Analog Gain = 6.3 V peak

Figure 12. Amplitude vs. Frequency, No Signal, Analog Gain = 8.9 V peak

Figure 13. Amplitude vs. Frequency, No Signal, Analog Gain = 12.6 V peak

Figure 14. Amplitude vs. Frequency, No Signal, Analog Gain = 16 V peak

Figure 15. THD + N vs. Frequency, R_L = 4 Ω, PV_{DD} = 4.5 V peak

Figure 16. THD + N vs. Frequency, R_L = 4 Ω , PV_{DD} = 12 V

Figure 18. THD + N vs. Frequency, R_L = 8 Ω , PV_{DD} = 4.5 V

SSM3582 Data Sheet

Figure 19. THD + N vs. Frequency, R_L = 8 Ω, PV_{DD} = 12 V

Figure 20. THD + N vs. Frequency, R_L = 8 Ω, PV_{DD} = 16 V

Figure 21. THD + N vs. Power, RL = 4 Ω, Analog Gain = 6.3 V peak

Figure 22. THD + N vs. Power, RL = 4 Ω, Analog Gain = 8.9 V peak

Figure 23. THD + N vs. Power, RL = 4 Ω, Analog Gain = 12.6 V peak

Figure 24. THD + N vs. Power, RL = 4 Ω, Analog Gain = 16 V peak

10 ≣ ╤╪╪╬╫ **RL = 8Ω** ₩ **5 ANALOG GAIN = 6.3V peak 2 1.000** $\begin{array}{r} 0.500 \\ \times \\ 2 \end{array}$
 $\begin{array}{r} 0.200 \\ \times \\ 4 \end{array}$
 $\begin{array}{r} 0.100 \\ \times \\ 0.050 \end{array}$ **4.5V 7.0V 0.200 16.0V 0.100 0.050 0.020 JTM 0.010 0.005** 13399-023 **0.002 0.001 200m 5m POWER (W) 50m 100m 500m 51m 2m 10µ 20µ 50µ 100µ 200µ 500µ 10m 20m 1** \sim **50 10 20**

Figure 25. THD + N vs. Power, RL = 8 Ω, Analog Gain = 6.3 V peak

Figure 26. THD + N vs. Power, RL = 8 Ω, Analog Gain = 8.9 V peak

Figure 27. THD + N vs. Power, RL = 8 Ω, Analog Gain = 12. 6 V peak

Figure 28. THD + N vs. Power, RL = 8 Ω, Analog Gain = 16 V peak

Figure 29. Power vs. PV_{DD}, R_L = 4 Ω, Analog Gain = 6.3 V peak

Figure 30. Power vs. PV_{DD} *, R_L* = 4 Ω , Analog Gain = 8.9 V peak

Figure 31. Power vs. PV_{DD}, R_L = 4 Ω, Analog Gain = 12.6 V peak

Figure 32. Power vs. PV_{DD}, R_L = 4 Ω, Analog Gain = 16 V peak

Figure 33. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 6.3 V peak, $R_L = 4 \Omega$, $PV_{DD} = 5 V$

Figure 34. Efficiency vs. P_{OUT}, No Ferrite Bead, Analog Gain = 8.9 V peak, $R_L = 4 \Omega$, $PV_{DD} = 7 V$

Figure 35. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 12.6 V peak, $R_L = 4 Ω$, $PV_{DD} = 12 V$

Figure 36. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 16 V peak, $R_{L} = 4 \Omega$, $PV_{DD} = 16 V$

100 90 80 NORMAL EMI LOW EMI 70 $(%)$ **EFFICIENCY (%) 60 FERRITE BEAD, 220pF CAPACITOR ANALOG GAIN = 6.3V peak** EFFICIENCY **50 R**_L = 4Ω
PV_{DD} = 5V **40 30 20** 3399-035 **10** 13399-035 **0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 P_{OUT}** (**W**)

Figure 37. Efficiency vs. P_{OUT}, with Ferrite Bead, Analog Gain = 6.3 V peak, $R_L = 4 \Omega$, $PV_{DD} = 5 V$

Figure 38. Efficiency vs. POUT, with Ferrite Bead, Analog Gain = 8.9 V peak, $R_L = 4 \Omega$, $PV_{DD} = 7 V$

*Figure 39. Efficiency vs. Pout, with Ferrite Bead, Analog Gain = 12 V peak, R*_{*L*} = 4 Ω, PV_{DD} = 12 V

*Figure 40. Efficiency vs. P_{OUT}, with Ferrite Bead, Analog Gain = 16 V peak, R*_{*L*} = 4 Ω, PV_{DD} = 16 V

Figure 41. IPVDD vs. PVDD, No Ferrite Bead, Analog Gain = 12.6 V peak, $R_L = 4 \Omega$

Figure 42. I_{PVDD} vs. PV_{DD}, No Ferrite Bead, Analog Gain = 12.6 V peak, $R_l = 4 \Omega$

Figure 43. Power vs. PV_{DD}, Analog Gain = 6.3 V peak, R_L = 8 Ω

Figure 44. Power vs. PV_{DD}, Analog Gain = 8.9 V peak, R_L = 8 Ω

Figure 45. Power vs. PV_{DD}, Analog Gain = 12.6 V peak, R_L = 8 Ω

Figure 46. Power vs. PV_{DD}, Analog Gain = 16 V peak, $R_L = 8 \Omega$

Figure 47. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 6.3 V peak, $R_{L} = 8 \Omega$, $PV_{DD} = 5 V$

Figure 48. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 8.9 V peak, $R_L = 8 Ω, PV_{DD} = 7 V$

100 90 80 NORMAL EMI LOW EMI 70 EFFICIENCY (%) **EFFICIENCY (%) 60 NO FERRITE BEAD, 220pF CAPACITOR ANALOG GAIN = 12.6V peak 50 RL = 8Ω** $P\bar{V}_{DD} = 12V$ **40 30 20 10 TPU-06EE** 13399-047 **0 0 2 4 6 8 10 12 POUT (W)**

Figure 49. Efficiency vs. P_{OUT}, No Ferrite Bead, Analog Gain = 12.6 V peak, $R_L = 8 \Omega$, $PV_{DD} = 12 V$

Figure 50. Efficiency vs. P_{OUT}, No Ferrite Bead, Analog Gain = 16 V peak, $R_L = 8 \Omega$, $PV_{DD} = 16 V$

Figure 51. Efficiency vs. P_{OUT}, with Ferrite Bead, Analog Gain = 6.3 V peak, $R_L = 8 \Omega$, $PV_{DD} = 5 V$

Figure 52. Efficiency vs. P_{OUT}, with Ferrite Bead, Analog Gain = 8.9 V peak, $R_L = 8 \Omega$, $PV_{DD} = 7 V$

Figure 53. Efficiency vs. POUT, with Ferrite Bead, Analog Gain = 12.6 V peak, $R_L = 8 \Omega$, $PV_{DD} = 12 V$

Figure 54. Efficiency vs. POUT, with Ferrite Bead, Analog Gain = 16 V peak, $R_{L} = 8 \Omega$, $PV_{DD} = 16 \text{ V}$

Figure 55. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 6.3 V peak, $R_L = 2 \Omega$, $PV_{DD} = 5 V$

Figure 56. Efficiency vs. P_{OUT}, No Ferrite Bead, Analog Gain = 8.9 V peak, $R_L = 2 \Omega$, $PV_{DD} = 7 V$

*Figure 57. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 12.6 V peak, R*_{*L*} = 2 Ω, PV_{DD} = 12.6 *V*

Figure 58. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 16 V peak, $R_L = 2 \Omega$, $PV_{DD} = 16 V$

Figure 59. Efficiency vs. P_{OUT}, No Ferrite Bead, Analog Gain = 6.3 V peak, R_L = 3 Ω, PV_{DD} = 5 V

*Figure 60. Efficiency vs. Pout, No Ferrite Bead, Analog Gain = 8.9 V peak, R*_{*L*} = 3 Ω, PV_{DD} = 7 V

100 90 80 NORMAL EMI LOW EMI 70 NO FERRITE BEAD, 220pF CAPACITOR EFFICIENCY (%) **EFFICIENCY (%) 60 ANALOG GAIN = 12.6V peak (MONO) R**_L = 3Ω
PV_{DD} = 12V **50 40 30 20 10** g 13399-059 oc.c **0 0 5 10 15 20 25 30** P_{OUT} (W)

Figure 61. Efficiency vs. POUT, No Ferrite Bead, Analog Gain = 12.6 V peak, R_L = 3 Ω, PV_{DD} = 12 V

Figure 62. Efficiency vs. P_{OUT}, No Ferrite Bead, Analog Gain = 16 V peak, R_L = 3 Ω, PV_{DD} = 16 V

Figure 63. Power vs. PV_{DD}, Analog Gain = 8.9 V p-p, R_L = 4 Ω

Figure 64. Power vs. PV_{DD}, Analog Gain = 8.9 V peak, R_L = 2 Ω

Figure 65. Power vs. PV_{DD}, Analog Gain = 12.6 V peak, R_L = 2 Ω

Figure 66. Power vs. PV_{DD}, Analog Gain = 16 V peak, R_L = 2 Ω

Figure 67. Power vs. PV_{DD}, Analog Gain = 6.3 V peak, R_L = 4 Ω

Figure 68. Power vs. PV_{DD}, Analog Gain = 8.9 V peak R_L = 3 Ω

Figure 69. Power vs. PV_{DD}, Analog Gain = 12.6 V peak, R_L = 3 Ω

Figure 70. Power vs. PV_{DD}, Analog Gain = 16 V peak, R_L = 3 Ω

THEORY OF OPERATION **OVERVIEW**

Th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) is a stereo, Class-D audio amplifier with a filterless modulation scheme that greatly reduces external component count, conserving board space and reducing system cost. The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) does not require an output filter; it relies on the inherent inductance of the speaker coil and the natural filtering of the speaker and human ear to recover the audio component of the square wave output. Most Class-D amplifiers use some variation of pulsewidth modulation (PWM) to generate the output switching pattern, whereas the [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) uses Σ- $Δ$ modulation, resulting in important benefits. Σ-Δ modulators do not produce a sharp peak with many harmonics in the AM broadcast band, as pulsewidth modulators often do. Σ-Δ modulation reduces the amplitude of spectral components at high frequencies, reducing EMI emission that may otherwise radiate from speakers and long cable traces. Due to the inherent spread spectrum nature of Σ -Δ modulation, the need for oscillator synchronization is eliminated for designs incorporating multipl[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) amplifiers. Th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) uses less power in quiescent conditions, which helps conserve the power drawn from the battery or power supply.

Th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) integrates overcurrent and temperature protection and a thermal warning with optional programmable automatic gain reduction.

POWER SUPPLIES *PVDD*

PVDD supplies the output power stages, as well as the low dropout (LDO) regulator for AVDD and DVDD.

AVDD

AVDD is the analog supply used for the modulator, power stage driver, and other analog blocks.

When the AVDD_EN pin = PVDD, the internal regulator generates 5 V and the AVDD pin is used for decoupling only.

When the AVDD_EN pin = AGND, 5 V must be provided to the AVDD pin from an external system source, minimizing power losses.

DVDD

DVDD supplies the digital circuitry. The current in this node is very low, below 1 mA.

When the DVDD_EN pin = AVDD, the internal regulator generates 1.8 V and the DVDD pin is used for decoupling only.

When the DVDD_EN pin = AGND, 1.8 V must be provided to the DVDD pin from an external system source, minimizing power losses.

[Table 12](#page-24-3) summarizes the power dissipation in various supply configurations, operating modes, and load characteristics.

						PVDD(V)					
						5		12		16	
AVDD EN Pin	Load	Test Conditions	AVDD Pin	LAVDD (mA)	I _{DVDD} (mA)	I _{PVDD} (mA)	Total Power (mW)	I _{PVDD} (mA)	Total Power (mW)	$I_{\text{PVDD}}(mA)$	Total Power (mW)
Low	No load	$SPWDN = 1$	External	0.007542	0.00268	0.000065	0.042859	0.000065	0.043314	0.000065	0.043574
		Automatic power-down	External	0.007542	0.04372	0.000065	0.116731	0.000065	0.117186	0.000065	0.117446
		Dither input	External	6.335	0.945	2.54	46.076	4.94	92.656	6.25	133.376
PVDD	No load	$SPWDN = 1$	Internal	N/A	N/A	0.000065	0.000325	0.000065	0.00078	0.000065	0.00104
		Automatic power-down	Internal	N/A	N/A	0.209	1.045	0.286	3.432	0.329	5.264
		Dither input	Internal	N/A	N/A	9.78	48.9	12.38	148.56	14.05	224.8
Low	$8\Omega + 33 \mu H$	$SPWDN = 1$	External	0.007542	0.00268	0.000065	0.042859	0.000065	0.043314	0.000065	0.043574
		Automatic power-down	External	0.007542	0.04372	0.000065	0.116731	0.000065	0.117186	0.000065	0.117446
		Dither input	External	6.432	0.942	2.59	46.8056	5.02	94.0956	6.31	134.8156
PVDD	$8\Omega + 33 \mu H$	$SPWDN = 1$	Internal	N/A	N/A	0.000065	0.000325	0.000065	0.00078	0.000065	0.00104
		Automatic power-down	Internal	N/A	N/A	0.209	1.045	0.286	3.432	0.329	5.264
		Dither input	Internal	N/A	N/A	9.82	49.1	12.39	148.68	13.73	219.68

Table 12. Typical Power Supply Current Consumption for $f_s = 48$ **kHz¹**

¹ N/A means not applicable.

POWER-UP SEQUENCE

Using Only PVDD as a Source

Whe[n SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) is used in single-supply mode, all internal rails are generated from PVDD. The internal AVDD (5 V) and DVDD (1.8 V) regulators can be enabled by pulling the AVDD_EN and DVDD_EN pins high. AVDD_EN is pulled to PVDD, and DVDD_EN is pulled to AVDD. The amplifier is operational and responds to I²C writes 10 ms after applying $PVDD \ge 5$ V.

Using PVDD and External AVDD

Take care when an external 5 V is supplied to AVDD. The internal 5 V LDO must be disabled by pulling the AVDD_EN pin low. In this case, DVDD (1.8 V) is generated from PVDD. It is important to maintain PVDD > AVDD to prevent the back powering of PVDD.

Using PVDD and External AVDD and DVDD

If using an external AVDD and DVDD source, both the AVDD_EN and DVDD_EN pins must be pulled low. It is important to maintain PVDD > AVDD/DVDD to prevent back powering PVDD.

DVDD must be present for the device to respond to I²C commands. The device becomes operational ~10 ms after DVDD is present. PVDD must be at least 5 V for the output stage to turn on, and must be 6 V for optimal performance.

POWER-DOWN OPERATION

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) offers several power-down options via the I²C. Register 0x04 provides multiple options for setting the various power-down modes.

When set to 1, the SPWDN bit fully powers down the device. In this case, only the I²C and 1.8 V regulator blocks, if enabled via the DVDD_EN pin, are kept active.

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) monitors both the BCLK and FSYNC pins for clock presence. When no BCLK is present, the device automatically powers down all internal circuitry to its lowest power state. When BCLK returns, the device automatically powers up following its usual power sequence. To guarantee click/pop free shutdown, power down the device via the SPDWN control before clock removal.

If enabled, the APWDN_EN bit activates a low power state after 2048 consecutive zero input samples are received. Only the I²C and digital audio input blocks are kept active.

Individual channels can be powered down using Bits[3:2] in Register 0x04.

The temperature sense ADC can be powered down using Bit 5 in Register 0x04.

CLOCKING

A BCLK signal must be provided to th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) for proper operation. The BCLK signal must have a minimum frequency of 2.048 MHz. The BCLK rate is autodetected, but the sampling frequency must be indicated. The BCLK rates supported at 32 kHz to 48 kHz are 50, 64, 100, 128, 192, 200, 256, 384, 400, 512, 768, 800, and 1024 times the sample rate.

DIGITAL AUDIO SERIAL INTERFACE

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) includes a standard serial audio interface that is slave only. The interface is capable of receiving I²S, left justified, PCM, or TDM formatted data.

The serial interfaces have three main operating modes. The stereo modes, typically I²S or left justified, are used when there is a single chip on the interface bus. TDM mode is more flexible and offers the ability to have multiple chips on the bus.

Stereo Operating Modes—I 2 S, Left Justified

Stereo modes use both edges of FSYNC to determine the placement of data. Stereo mode is enabled when SAI_MODE = 0, and the I²S or left justified format is determined by the SDATA_ FMT register setting.

The I2 S or left justified interface formats supports various BCLK/ FSYNC ratios (se[e Table 13\)](#page-26-1). Sample rates from 8 kHz to 192 kHz are accepted.

TDM Operating Mode

The TDM operating mode allows multiple chips to connect to a single serial interface.

The FSYNC signal operates at the desired sample rate. A rising edge of the FSYNC signal indicates the start of a new frame. For proper operation, this signal must be one BCLK cycle wide, transitioning on a falling BCLK edge. The MSB of data is present on the SDATA signal one BCLK cycle later. The SDATA signal is latched on a rising edge of BCLK.

Each chip on the TDM bus can occupy 16, 24, 32, 48, or 64 BCLK cycles, set via the TDM_BCLKS control bits. The maximum number of devices connected to a single TDM bus depends on the sample rate and number of bits per channel. The supported combinations of sample rates and bit depths are described in [Table 13.](#page-26-1)

The maximum bit clock frequency is 49.152 MHz. Using the TDM16 format, up to eight devices (16 channels) can be connected to a single TDM interface, and can operate at up to a 96k sample rate and at 32 bits per channel. See [Table 13](#page-26-1) for the supported options at the 48 kHz, 96 kHz, and 192 kHz sample rates. Note that the interface is slave only, with the bit clock, frame sync, and data provided to the device.

ADDRx pin settings dictate the default TDM slots for each device, and can be modified using the TDM_SLOT control register.

Table 13. Supported BCLK Rates in MHz1

¹ Yes means that the specified rate is supported and N/A means not applicable. 2 BCLK = (BCLK/FSYNC ratio) \times sample rate.

I 2 C Control

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) supports an I²C-compatible, 2-wire serial bus, shared across multiple peripherals. Two signals, serial data (SDA) and serial clock (SCL), carry information between the [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) and the system I²C master controller. The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) is always a slave on the bus, and cannot initiate a data transfer. Each slave device is identified by a unique address. The address byte format is shown in [Table 14.](#page-26-0) The address resides in the first seven bits of the I²C write. The LSB of this byte sets either a read or write operation. Logic Level 1 corresponds to a read operation and Logic Level 0 corresponds to a write operation. For device address settings, see [Table 16.](#page-27-0)

Table 14. I2 C Device Address Byte Format

Both SDA and SCL are open drain, and require pull-up resistors to the input/output voltage. The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) operates within the I²C voltage range of 1.6 V to 3.6 V.

Addressing

Initially, each device on the I2 C bus is in an idle state, monitoring the SDA and SCL lines for a start condition and the proper address. The I²C master initiates a data transfer by establishing a start condition, defined by a high to low transition on SDA while SCL remains high. This start condition indicates that an address/ data stream follows. All devices on the bus respond to the start condition and shift the next eight bits (the 7-bit address plus the R/W bit), MSB first. The device that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This ninth bit is known as an acknowledge bit. All other devices withdraw from the bus at this point and return to the idle condition. The device address for th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) is determined by the state of the ADDRx pins. See the [Device](#page-26-2) [Address Setting](#page-26-2) section for more details.

The R/W bit determines the direction of the data. A Logic 0 on the LSB of the first byte means the master writes information to the peripheral, whereas a Logic 1 means the master reads information from the peripheral after writing the subaddress and repeating the start address. A data transfer takes place until a stop condition

is encountered. A stop condition occurs when SDA transitions from low to high while SCL is held high. The timing for the I²C port is shown i[n Figure 71.](#page-28-0)

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) immediately jumps to the idle condition. During a given SCL high period, issue only one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued, th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) does not issue an acknowledge and returns to the idle condition. If the user exceeds the highest subaddress while in automatic-increment mode, one of two actions is taken.

In read mode, th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) outputs the highest subaddress register contents until the master device issues a no acknowledge, indicating the end of a read. A no acknowledge condition is a condition in which the SDA line is not pulled low on the ninth clock pulse on SCL. If the highest subaddress location is reached while in write mode, the data for the invalid byte is not loaded into any subaddress register, a no acknowledge is issued by the [SSM3582,](http://www.analog.com/SSM3582?doc=SSM3582.pdf) and the device returns to the idle condition.

Device Address Setting

The device can be set at 16 different I^2C addresses using the ADDR1 and ADDR0 pins, as well as 16 hardware modes.

ADDR1 and ADDR0 are sampled during the start-up procedure. These pins set the appropriate operating mode, the $I²C$ address, and the default TDM slots. The ADDRx pins can be set to five different voltage levels, as defined i[n Table 15.](#page-26-3) The ADDRx pins are referenced to the DVDD rail of the device; connect pull-up resistors to the internally generated DVDD rail if the regulator is used.

Table 15. ADDRx Pin Input Level Mapping

Table 16. ADDRx Pins to I2 C Device Address and TDM Slot Mapping

¹ 0 = connect to ground, 1 = connect to DVDD. In the case of a pull-down state, connect to ground via a 47 kΩ resistor. In the case of a pull-up state, connect to DVDD via a 47 kΩ resistor.

I 2 C Read and Write Operations

[Figure 72](#page-28-1) shows the timing of a single-word write operation. Every ninth clock, th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) issues an acknowledge by pulling SDA low.

[Figure 73](#page-28-2) shows the timing of a burst mode write sequence. This figure shows an example where the target destination registers are two bytes. Th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) knows to increment its subaddress register every byte because the requested subaddress corresponds to a register or memory area with a byte word length.

The timing of a single-word read operation is shown in [Figure](#page-28-3) 74. Note that the first R/\overline{W} bit is 0, indicating a write operation, because the subaddress must still be written to set up the internal address. After the [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) acknowledges the receipt of the subaddress, the master must issue a repeated start command,

followed by the chip address byte with the R/\overline{W} set to 1 (read). This repeated command causes the [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) SDA to reverse and to begin driving data back to the master. The master then responds every ninth pulse with an acknowledge pulse to the [SSM3582.](http://www.analog.com/SSM3582?doc=SSM3582.pdf) Refer to [Table](#page-27-1) 17 for a list of abbreviations i[n Figure 72](#page-28-1) through [Figure 75.](#page-28-4)

Figure 73. Burst Mode I2 C Write Format

Figure 74. Single-Word I2 C Read Format

Figure 75. Burst Mode I²C Read Format

STANDALONE OPERATION

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) can be operated in a standalone hardware control mode without any I²C control. The same ADDRx pins used to set the I²C device address are used to set the functionality of the device. In standalone mode, the I2 C pins (SCL and SDA) are inputs and are shorted to DVDD or AGND to set the TDM slot/sample rate of the device (se[e Table 18\)](#page-29-1). In this case, the ANA_GAIN bits are set to 11 and SPWDN is set to 0 by default.

In standalone mode, TDM slot selection, mono mode operation, and sample rate are selected via different pin settings. The device looks at the FSYNC signal and, if it is a 50% duty cycle, uses I²S settings. If the FYSNC signal is a pulse, the device uses TDM settings.

MONO MODE

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) can be operated in mono mode for driving low impedance loads. In mono mode, the left and right power stages can be connected in parallel, as shown in [Figure 87.](#page-57-0) Use caution when setting up mono mode. For proper operation, any hardware changes are required along with setting the register. For mono mode operation, set MONO (Register 0x04, Bit 4) to 1. By default, this bit is set to 0 for stereo mode. After the bit is set for mono mode, only the left channel modulator is active and it feeds both the left and right channel power stages. The OUTL+ and OUTR+ pins are in phase. The OUTL− and OUTR− pins are also in phase. For mono mode, OUTL+ must be shorted to OUTR+; similarly, OUTL− must be shorted to OUTR−.

In standalone mode, the ADDR0, ADDR1, SCL, and SDA pins determine the TDM slot. See th[e Table 18](#page-29-1) for the possible TDM slot configurations in mono mode.

ANALOG AND DIGITAL GAIN

Four different gain settings are available to optimize the dynamic range of the amplifier in relation to the PVDD supply voltage. In software mode, the initial 19 dB gain setting can be updated through the control interface. In standalone mode, the I²C interface pins set the gain of the device[. Table 19](#page-30-4) summarizes the gain settings and load drive characteristics of the amplifier.

The amplifier analog gain is set prior to enabling the device outputs and must not be changed during operation; a proper mute/unmute sequence is required to prevent audible transients between gain settings.

Finer level control is available in the digital domain, with a very flexible −70 dB to +24 dB, 0.375 dB/step ramp volume control and selectable nonaliasing clipping point. The digital volume control also includes a playback level limiter that can be set in tandem with the battery voltage monitor to prevent the amplifier from browning out the system when battery level is critically low.

POP AND CLICK SUPPRESSION

Pops and clicks are undesirable audible transients generated by the amplifier system that do not come from the system input signal. Voltage transients as small as 10 mV can be heard as an audible pop in the speaker. Voltage transients at the output of audio amplifiers often occur when shutdown is activated or deactivated. Th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) has a pop and click suppression architecture that reduces these output transients, resulting in noiseless activation and deactivation. Set either mute or power-down before BCLK is removed to ensure a pop free experience.

TEMPERATURE SENSOR

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) contains an 8-bit ADC that measures the die temperature of the device and is enabled via the TEMP_PWDN bit in Register 0x04. After the sensor is enabled, the temperature can be read via the I²C in the TEMP register, Register 0x1B. The temperature information is stored in Register 0x1B in an 8-bit, unsigned format. The ADC input range is fixed internally from −60°C to +195°C. To convert the hexadecimal value to the temperature (Celsius) value, use the following steps:

- 1. Convert the hexadecimal value to decimal and then subtract 60. For example, if the hexadecimal value is 0x54, the decimal value is 84.
- 2. Calculate the temperature using the following equation:

Temperature = *Decimal Value* − 60

With a decimal value of 84,

Temperature = 84 − 60 = 24°C

Table 20. Fault Reporting Registers

FAULTS AND LIMITER STATUS REPORTING

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) offers comprehensive protections against the faults at the outputs and reporting to help with system design. The faults listed i[n Table 20](#page-31-3) are reported using the status registers.

The faults listed i[n Table 20](#page-31-3) are reported in Register 0x18 and Register $0x19$ and can be read via I^2C by the microcontroller in the system.

In the event of a fault occurrence, use Register 0x0B to control how the device reacts to the faults.

Table 21. Register 0x16, Register 0x17, Fault Recovery

When the automatic recovery mode is set, the device attempts to recover itself after the fault event and, in case the fault persists, then the device sets the fault again. This process repeats until the fault is resolved.

When the manual recovery mode is used, the device shuts down and the recovery must be attempted using the system microcontroller.

VBAT (PV_{DD}) SENSING

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) contains an 8-bit ADC that measures the voltage of the battery voltage (VBAT/PV_{DD}) supply. The battery voltage information is stored in Register 0x1A as an 8-bit unsigned format. The ADC input range is fixed internally at 3.8 V to 16.2 V. To convert the hexadecimal value to the voltage value, use the following steps:

Convert the hexadecimal value to decimal. For example, if the hexadecimal value is 0xA9, the decimal value is 169.

Calculate the voltage using the following equation:

Voltage = 3.8 V + 12.4 V × *Decimal Value*/255

With a decimal value of 169,

Voltage = 3.8 V + 12.4 V × 169/255 = 12.02 V

LIMITER AND BATTERY TRACKING THRESHOLD CONTROL

The [SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) contains an output limiter that can be used to limit the peak output voltage of the amplifier. The limiter works on the rms and peak value of the signal. The limiter threshold, slope, attack rate, and release rate are programmable using Register 0x0E, Register 0x0F, and Register 0x10 for the left channel and Register 0x11, Register 0x12, Register 0x13 for the right channel. The limiter can be enabled or disabled using LIM_EN_L, Bits[1:0] in Register 0x0E, Bits[1:0] for the left channel and the LIM_EN_R bits, Bits[1:0] in Register 0x11, for the right channel.

The threshold at which the output is limited is determined by the LIM_THRES_L bits setting, Bits[7:3] in Register 0x0F for the left channel, and the LIM_THRES_R bits setting, Bits[7:3] in Register 0x12 for the right channel. When the ouput signal level exceeds the set threshold level, the limiter activates and limits the signal level to the set limit. Below the set threshold, the output level is not affected.

The limiter threshold can be set above the maximum output voltage of the amplifier. In this case, the limiter allows maximum peak output; in other words, the output may clip depending on the power supply voltage and not the limiter.

The limiter threshold can be set as fixed or to vary with the battery voltage via the VBAT_TRACK_L bit (Register 0x0E, Bit 2) for the left channel and VBAT_TRACK_R bit (Register 0x11, Bit 2) for right channel. When set to fixed, the limiter threshold is fixed and does not vary with battery voltage. The threshold can be set from 2 V peak to 16 V peak using the LIM_THRES_x bit (see [Figure 77\)](#page-32-0).

When set to a variable threshold, the [SSM3582 m](http://www.analog.com/SSM3582?doc=SSM3582.pdf)onitors the VBAT supply and automatically adjusts the limiter threshold based on the VBAT supply voltage.

The VBAT supply voltage at which the limiter begins to decrease the output level is determined by the VBAT inflection point (the VBAT_INF _L bits (Register 0x10, Bits[7:0]) for the left channel and VBAT_INF_R bits (Register 0x13, Bits[7:0]) for the right channel).

The VBAT_INF_x point is defined as the battery voltage at which the limiter either activates or deactivates depending on the LIM_EN_x mode (se[e Table 22\)](#page-32-1). When the battery voltage is greater than VBAT_INF_x, the limiter is not active. When the battery voltage is less than VBAT_INF_X, the limiter is activated. The VBAT_INF_x bits can be set from 3.8 V to 16.2 V. The 8-bit value for the voltage can be calculated using the following equation:

Voltage = 3.8 + 12.4 × *Decimal Value*/255

Convert the decimal value to an 8-bit hexadecimal value and use it to set the VBAT_INF_x bits.

The slope bits (Register 0x0F and Register 0x12, Bits[1:0]) determine the rate at which the limiter threshold is lowered relative to the amount of change in VBAT below the VBAT_INF_x point.

The slope is the ratio of the limiter threshold reduction to the VBAT voltage reduction.

```
Slope = ΔLimiter Threshold/ΔVBAT
```
The slope ratio can be set from 1:1 to 4:1. This function is useful to prevent early shutdown under low battery conditions. As the VBAT voltage falls, the limiter threshold is lowered. This lower threshold results in the lower output level and therefore helps to reduce the current drawn from the battery and in turn helps prevent early shutdown due to low VBAT.

The limiter offers various active modes that can be set using the LIM_EN_x bits (Register 0x0E and Register 0x11, Bits[1:0]) and the VBAT_TRACK_x bit, as shown i[n Table 22.](#page-32-1)

When $LIM_EN_x = 01$, the limiter is enabled. When $LIM_EN_x =$ 10, the limiter mutes the output if VBAT falls below VBAT_INF_x. When LIM _{$K = 11$}, the limiter engages only when the battery voltage is lower than VBAT_INF_x. When VBAT is greater than VBAT INF_x, no limiting occurs. Note that there is hysteresis on VBAT INF x for the limiter disengaging.

The limiter, when active, reduces the gain of the amplifier. The rate of gain reduction or attack rate is determined by the LIM_ATR_ x bits (Register 0x0E and Register 0x11, Bits[5:4]). Similarly, when the signal level drops below the limiter threshold, the gain is restored. The gain release rate is determined by the LIM_RRT bits (Register 0x0E and Register 0x11, Bits[7:6]).

Figure 77. Limiter Fixed (LIM_EN_x = 0b01, VBAT_TRACK_x = 0b0)

SSM3582 Data Sheet

HIGH FREQUENCY CLIPPER

The high frequency clipper can be controlled via the DAC_CLIP_L bits (Register 0x14, Bits[7:0]) and the DACL_CLIP_R bits (Register 0x15, Bits[7:0]).

These bits determine the clipper threshold, relative to full scale. When enabled, the clipper digitally clips the signal after the DAC interpolation.

EMI NOISE

The [SSM3582 u](http://www.analog.com/SSM3582?doc=SSM3582.pdf)ses a proprietary modulation and spread spectrum technology to minimize EMI emissions from the device. Th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) passes FCC Class-B emissions testing with an unshielded 20 inch cable using ferrite bead-based filtering. For applications that have difficulty passing FCC Class-B emission tests, the [SSM3582 i](http://www.analog.com/SSM3582?doc=SSM3582.pdf)ncludes an ultralow EMI emissions mode that significantly reduces the radiated emissions at the Class-D outputs, particularly above 100 MHz. Note that reducing the supply voltage greatly reduces radiated emissions.

OUTPUT MODULATION DESCRIPTION

The [SSM3582 u](http://www.analog.com/SSM3582?doc=SSM3582.pdf)ses three level, Σ-Δ output modulation. Each output can swing from ground to PV_{DD} , and vice versa. Ideally, when no input signal is present, the output differential voltage is 0 V because there is no need to generate a pulse. In a real-world situation, noise sources are always present.

Due to this constant presence of noise, a differential pulse is occasionally generated in response to this stimulus. A small amount of current flows into the inductive load when the differential pulse is generated. However, typically, the output differential voltage is 0 V. This feature ensures that the current flowing through the inductive load is small.

When the user sends an input signal, an output pulse is generated to follow the input voltage. The differential pulse density is increased by raising the input signal level. [Figure 84 d](#page-34-3)epicts three-level, Σ-Δ output modulation with and without input stimulus.

Figure 84. Three-Level, Σ-Δ Output Modulation With and Without Input Stimulus

BOOTSTRAP CAPACITORS

The output stage of th[e SSM3582](http://www.analog.com/SSM3582?doc=SSM3582.pdf) uses a high-side NMOS driver, rather than a PMOS driver. To generate the gate drive voltage for the high-side NMOS, a bootstrap capacitor for each output terminal acts as a floating power supply for the switching cycle. Use 0.22 μ F capacitors to connect the appropriate output pin (OUTx \pm) to the bootstrap pin (BSTx±). For example, connect a 0.22 μF capacitor between OUTL+ (a left channel, noninverting output) and BSTL+ for bootstrapping the left channel. Similarly, connect another 0.22 μF capacitor between the OUTL− and BSTL− pins for the left channel inverting output.

POWER SUPPLY DECOUPLING

To ensure high efficiency, low THD, and high PSRR, proper power supply decoupling is necessary. Noise transients on the power supply lines are short duration voltage spikes. These spikes can contain frequency components that extend into the hundreds of megahertz. The power supply input must be decoupled with a good quality, low ESL, low ESR bulk capacitor larger than 220 µF. This capacitor bypasses low frequency noise to the ground plane. For high frequency decoupling, place 1 µF capacitors as close as possible to the PVDD pins of the device.

OUTPUT EMI FILTERING

Additional EMI filtering may be required when the speaker traces and cables are long and present a significant capacitive load that can create additional draw from the amplifier. Typical power ferrites present a significant magnetic hysteresis cycle that affects THD performance and are not recommended for high performance designs. The NFZ filter series from Murata, designed in close collaboration with Analog Devices, Inc., provides a closed hysteresis loop similar to an air coil with minimum impact on performance. Products are available at upwards of 4 A rms, well suited to this application. A small capacitor can be added between the output of the filter and ground to further attenuate very high frequencies. Take care to ensure the capacitor is properly sized so as not to affect idle power consumption or efficiency.

PCB PLACEMENT

Component selection and placement have great influence on system performance, both measured and subjective. Proper PVDD layout and decoupling is necessary to reach the specified level of performance, particularly at the highest power levels. The placement shown i[n Figure 85](#page-35-4) ensures proper output stage decoupling for each channel, for minimum supply noise and maximum separation between channels. Additional bulk decoupling is necessary to reduce current ripple at low frequencies, and can be shared between several amplifiers in a multichannel solution.

Figure 85. Recommended Component Placement

LAYOUT

As output power increases, care must be taken to lay out PCB traces and wires properly among the amplifier, load, and power supply; a poor layout increases voltage drops, consequently decreasing efficiency. A good practice is to use short, wide PCB tracks to decrease voltage drops and minimize inductance. For the lowest dc resistance (DCR) and minimum inductance, ensure that track widths for the outputs are at least 200 mil for every inch of length and use 1 oz. or 2 oz. copper.

To maintain high output swing and high peak output power, the PCB traces that connect the output pins to the load and supply pins must be as wide as possible; this also maintains the minimum trace resistances. In addition, good PCB layout isolates critical analog paths from sources of high interference. Separate high frequency circuits (analog and digital) from low frequency circuits.

PVDD and PGND carry most of the device current, and must be properly decoupled with multiple capacitors at the device pins. To minimize ground bounce, use independent large traces to carry PVDD and PGND to the power supply, thus reducing the amount of noise the amplifier bridges inject in the circuit, particularly if common ground impedance is significant. Proper grounding guidelines help improve audio performance, minimize crosstalk between channels, and prevent switching noise from coupling into the audio signal.

Properly designed multilayer PCBs can reduce EMI emission and increase immunity to the RF field by a factor of 10 or more, compared with double-sided boards. A multilayer board allows a complete layer to be used for the ground plane, whereas the ground plane side of a double-sided board is often disrupted by signal crossover.

If the system has separate analog and digital ground and power planes, the analog ground plane must be directly beneath the analog power plane, and, similarly, the digital ground plane must be directly beneath the digital power plane. There must be no overlap between the analog and digital ground planes or between the analog and digital power planes.

REGISTER SUMMARY

Table 23. Register Summary

REGISTER DETAILS

Address: 0x00, Reset: 0x41, Name: VENDOR_ID

7 6 5 4 3 2 1 0 **0 1 0 0 0 0 0 1**

[7:0] VENDOR (R) Vendor ID

Table 24. Bit Descriptions for VENDOR_ID

Address: 0x01, Reset: 0x35, Name: DEVICE_ID1

7 6 5 4 3 2 1 0 **0 0 1 1 0 1 0 1**

[7:0] DEVICE1 (R) Device ID 1

Table 25. Bit Descriptions for DEVICE_ID1

Address: 0x02, Reset: 0x82, Name: DEVICE_ID2

7 6 5 4 3 2 1 0 **1 0 0 0 0 0 1 0**

[7:0] DEVICE2 (R) Device ID 2

Table 26. Bit Descriptions for DEVICE_ID2

Address: 0x03, Reset: 0x01, Name: REVISION

7 **0** 6 **0 0 0 0 0 0** 5 4 3 2 1 0 **1**

[7:0] REV (R) Revision Code

Table 27. Bit Descriptions for REVISION

Address: 0x04, Reset: 0xA1, Name: POWER_CTRL

Table 28. Bit Descriptions for POWER_CTRL

Address: 0x05, Reset: 0x8A, Name: AMP_DAC_CTRL

1: Invert the DAC output. 0: Normal behavior.

Table 29. Bit Descriptions for AMP_DAC_CTRL

Address: 0x06, Reset: 0x02, Name: DAC_CTRL

Table 30. Bit Descriptions for DAC_CTRL

Address: 0x07, Reset: 0x40, Name: VOL_LEFT_CTRL

Table 31. Bit Descriptions for VOL_LEFT_CTRL

Address: 0x08, Reset: 0x40, Name: VOL_RIGHT_CTRL

Table 32. Bit Descriptions for VOL_RIGHT_CTRL

Address: 0x09, Reset: 0x11, Name: SAI_CTRL1

Table 33. Bit Descriptions for SAI_CTRL1

Address: 0x0A, Reset: 0x07, Name: SAI_CTRL2

Table 34. Bit Descriptions for SAI_CTRL2

Address: 0x0B, Reset: 0x00, Name: SLOT_LEFT_CTRL

Table 35. Bit Descriptions for SLOT_LEFT_CTRL

Address: 0x0C, Reset: 0x01, Name: SLOT_RIGHT_CTRL

Table 36. Bit Descriptions for SLOT_RIGHT_CTRL

Address: 0x0E, Reset: 0xA0, Name: LIM_LEFT_CTRL1

Address: 0x0F, Reset: 0x51, Name: LIM_LEFT_CTRL2

Table 38. Bit Descriptions for LIM_LEFT_CTRL2

Address: 0x10, Reset: 0x22, Name: LIM_LEFT_CTRL3

$$
\begin{array}{cccccc}\n7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline\n0 & 0 & 1 & 0 & 0 & 0 & 1 & 0\n\end{array}
$$

Left limiter battery voltage inflection **[7:0] VBAT_INF_L (R/W)** point

Table 39. Bit Descriptions for LIM_LEFT_CTRL3

Address: 0x11, Reset: 0xA8, Name: LIM_RIGHT_CTRL1

Table 40. Bit Descriptions for LIM_RIGHT_CTRL1

SSM3582 Data Sheet

Address: 0x12, Reset: 0x51, Name: LIM_RIGHT_CTRL2

Table 41. Bit Descriptions for LIM_RIGHT_CTRL2

Address: 0x13, Reset: 0x22, Name: LIM_RIGHT_CTRL3

Right limiter battery voltage inflection **[7:0] VBAT_INF_R (R/W)** point

Table 42. Bit Descriptions for LIM_RIGHT_CTRL3

Address: 0x14, Reset: 0xFF, Name: CLIP_LEFT_CTRL

Table 43. Bit Descriptions for CLIP_LEFT_CTRL

Address: 0x15, Reset: 0xFF, Name: CLIP_RIGHT_CTRL

Table 44. Bit Descriptions for CLIP_RIGHT_CTRL

Address: 0x16, Reset: 0x00, Name: FAULT_CTRL1

Table 45. Bit Descriptions for FAULT_CTRL1

Address: 0x17, Reset: 0x30, Name: FAULT_CTRL2

Table 46. Bit Descriptions for FAULT_CTRL2

Address: 0x18, Reset: 0x00, Name: STATUS1

Table 47. Bit Descriptions for STATUS1

Address: 0x19, Reset: 0x00, Name: STATUS2

Table 48. Bit Descriptions for STATUS2

Address: 0x1A, Reset: 0x00, Name: VBAT

[7:0] VBAT (R) ————
Battery voltage readback

Table 49. Bit Descriptions for VBAT

Address: 0x1B, Reset: 0x00, Name: TEMP

Temperature Sensor Readout **[7:0] TEMP (R)**

Table 50. Bit Descriptions for TEMP

SSM3582 Data Sheet

Address: 0x1C, Reset: 0x00, Name: SOFT_RESET

1: Perform full software reset. 0: Normal operation.

Table 51. Bit Descriptions for SOFT_RESET

TYPICAL APPLICATION CIRCUIT

[Figure 86](#page-56-1) shows a typical application circuit for a stereo output. [Figure 87](#page-57-0) shows a typical application circuit for a mono output.

Figure 86. Typical Application Circuit for Stereo Output

Figure 87. Typical Application Circuit for Mono Output

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z =$ RoHs Compliant Part.

I 2 C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2016–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D13399-0-5/19(A)

www.analog.com

Rev. A| Page 59 of 59

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331