# 2-Kb, 4-Kb, 8-Kb and 16-Kb I<sup>2</sup>C CMOS Serial EEPROM

#### Description


The N24C02/04/08/16 are 2–Kb, 4–Kb, 8–Kb and 16–Kb respectively CMOS Serial EEPROM devices organized internally as 16/32/64 and 128 pages respectively of 16 bytes each. All devices support the Standard (100 kHz), Fast (400 kHz) and Fast–Plus (1 MHz) I<sup>2</sup>C protocol.

Data is written by providing a starting address, then loading 1 to 16 contiguous bytes into a Page Write Buffer, and then writing all data to non–volatile memory in one internal write cycle. Data is read by providing a starting address and then shifting out data serially while automatically incrementing the internal address count.

External address pins make it possible to address up to eight N24C02, four N24C04, two N24C08 and one N24C16 device on the same bus.

#### Features

- Supports Standard, Fast and Fast–Plus I<sup>2</sup>C Protocol
- 1.7 V / 1.6 V to 5.5 V Supply Voltage Range
- 16–Byte Page Write Buffer
- Fast Write Time (4 ms max)
- Hardware Write Protection for Entire Memory
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA)
- Low power CMOS Technology
- More than 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- Industrial and Automotive Grade 1 Temperature Range
- US 8-Lead Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant



**PIN CONFIGURATION** 




# **ON Semiconductor®**

www.onsemi.com



U SUFFIX CASE 493

#### MARKING DIAGRAM



= Pb-Free Package

ΧХ

М


(Note: Microdot may be in either location)

\* See Ordering Information section for the Specific Device Marking Code

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 11 of this data sheet.

This document contains information on some products that are still under development. ON Semiconductor reserves the right to change or discontinue these products without notice.



#### **Figure 1. Functional Symbol**

#### **Table 2. ABSOLUTE MAXIMUM RATINGS**

Table 1. P	IN FUN	CTION
------------	--------	-------

Pin Name	Function			
A0, A1, A2	Device Address Input			
SDA	Serial Data Input/Output			
SCL	Serial Clock Input			
WP	Write Protect Input			
V <sub>CC</sub>	Power Supply			
V <sub>SS</sub>	Ground			
NC	No Connect			

Parameters	Ratings	Units
Storage Temperature	-65 to +150	°C
Voltage on any pin with respect to Ground (Note 1)	–0.5 to +6.5	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. During input transitions, voltage undershoot on any pin should not exceed -1 V for more than 20 ns. Voltage overshoot on pins A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub> and WP should not exceed V<sub>CC</sub> + 1 V for more than 20 ns, while voltage on the I<sup>2</sup>C bus pins, SCL and SDA, should not exceed the absolute maximum ratings, irrespective of V<sub>CC</sub>.

#### **Table 3. RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min	Units
N <sub>END</sub> (Note 2)	Endurance	1,000,000	Write Cycles (Note 3)
T <sub>DR</sub> (Note 2)	Data Retention	100	Years

2.  $T_A = 25^{\circ}C$ 

3. A Write Cycle refers to writing a Byte or a Page.

#### **Table 4. D.C. OPERATING CHARACTERISTICS**

 $(V_{CC} = 1.7 \text{ V} / 1.6 \text{ V} \text{ to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ and } V_{CC} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise specified.})$ 

Symbol	Parameter	Test Condi	Test Conditions		Max	Units
I <sub>CCR</sub>	Read Current	Read, f <sub>SCL</sub> = 1 MHz			0.3	mA
ICCW	Write Current	Write			0.5	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or $\rm V_{\rm CC}$	$T_A = -40^{\circ}C$ to +85°C		1	μΑ
			$T_A = -40^{\circ}C$ to $+125^{\circ}C$		2	
١L	I/O Pin Leakage	Pin at GND or V <sub>CC</sub>			2	μΑ
V <sub>IL1</sub>	Input Low Voltage	$2.2~\text{V} \leq \text{V}_{CC} \leq 5.5~\text{V}$		-0.5	0.3 V <sub>CC</sub>	V
V <sub>IL2</sub>	Input Low Voltage	$1.6 \text{ V} \le \text{V}_{\text{CC}} < 2.2 \text{ V}$		-0.5	0.2 V <sub>CC</sub>	V
V <sub>IH1</sub>	Input High Voltage	$2.2~\text{V} \leq \text{V}_{CC} \leq 5.5~\text{V}$		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>IH2</sub>	Input High Voltage	$1.6 \text{ V} \le \text{V}_{\text{CC}} < 2.2 \text{ V}$		0.8 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Voltage	$V_{CC} \geq 2.2$ V, $I_{OL}$ = 6.0 mA			0.4	V
V <sub>OL2</sub>	Output Low Voltage	$V_{CC}$ < 2.2 V, $I_{OL}$ = 2.0 mA			0.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. \* $V_{CC(min)} = 1.6$  V for Read operations,  $T_A = -20^{\circ}$ C to +85°C.

#### Table 5. PIN IMPEDANCE CHARACTERISTICS

 $(V_{CC} = 1.7 \text{ V} / 1.6 \text{ V}^{*} \text{ to } 5.5 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ and } \text{V}_{\text{CC}} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise specified.})$ 

Symbol	Parameter	Conditions	Max	Units
C <sub>IN</sub> (Note 4)	SDA I/O Pin Capacitance	V <sub>IN</sub> = 0 V	8	pF
C <sub>IN</sub> (Note 4)	Input Capacitance (other pins)	V <sub>IN</sub> = 0 V	6	pF
I <sub>WP</sub> , I <sub>A</sub>	WP Input Current, Address Input	$V_{IN} < V_{IH}, V_{CC} = 5.5 V$	50	μΑ
(Note 5)	Current (A0, A1, A2)	$V_{IN} < V_{IH}, V_{CC} = 3.3 V$	35	
		$V_{IN} < V_{IH}, V_{CC} = 1.7 V$	25	
		$V_{IN} > V_{IH}$	2	

4. These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC–Q100 and JEDEC test methods.

When not driven, the WP, A0, A1 and A2 pins are pulled down to GND internally. For improved noise immunity, the internal pull–down is relatively strong; therefore the external driver must be able to supply the pull–down current when attempting to drive the input HIGH. To conserve power, as the input level exceeds the trip point of the CMOS input buffer (~ 0.5 x V<sub>CC</sub>), the strong pull–down reverts to a weak current source.
\*V<sub>CC(min)</sub> = 1.6 V for Read operations, T<sub>A</sub> = -20°C to +85°C.

#### Table 6. A.C. CHARACTERISTICS

 $(V_{CC} = 1.7 \text{ V} / 1.6 \text{ V}^* \text{ to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ and } V_{CC} = 1.8 \text{ V} \text{ to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise specified.})$  (Note 6)

			ndard	F	ast	Fast	-Plus	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
F <sub>SCL</sub>	Clock Frequency		100		400		1,000	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		0.26		μS
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		0.50		μS
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		0.26		μS
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		0.26		μS
t <sub>HD:DAT</sub>	Data In Hold Time	0		0		0		μS
t <sub>SU:DAT</sub>	Data In Setup Time	250		100		50		ns
t <sub>R</sub> (Note 7)	SDA and SCL Rise Time		1,000		300		120	ns
t <sub>F</sub> (Note 7)	SDA and SCL Fall Time		300		300		120	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	4		0.6		0.26		μs
<sup>t</sup> BUF	Bus Free Time Between STOP and START	4.7		1.3		0.5		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		3.5		0.9		0.45	μS
t <sub>DH</sub> (Note 7)	Data Out Hold Time	100		100		50		ns
T <sub>i</sub> (Note 7)	Noise Pulse Filtered at SCL and SDA Inputs		50		50		50	ns
t <sub>SU:WP</sub>	WP Setup Time	0		0		0		μs
t <sub>HD:WP</sub>	WP Hold Time	2.5		2.5		1		μS
t <sub>WR</sub>	Write Cycle Time		4		4		4	ms
t <sub>PU</sub> (Notes 7, 8)	Power-up to Ready Mode		0.35		0.35		0.35	ms

6. Test conditions according to "A.C. Test Conditions" table.

7. Tested initially and after a design or process change that affects this parameter.

8.  $t_{PU}$  is the delay between the time  $V_{CC}$  is stable and the device is ready to accept commands.

 $V_{CC(min)} = 1.6 \text{ V}$  for Read operations,  $T_A = -20^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

Table 7. A.C. TEST CONDITIONS	
Input Levels	0.2 x V <sub>CC</sub> to 0.8 x V <sub>CC</sub> for V <sub>CC</sub> $\ge$ 2.2 V 0.15 x V <sub>CC</sub> to 0.85 x V <sub>CC</sub> for V <sub>CC</sub> < 2.2 V
Input Rise and Fall Times	≤ 50 ns
Input Reference Levels	0.3 x V <sub>CC</sub> , 0.7 x V <sub>CC</sub>
Output Reference Levels	0.3 x V <sub>CC</sub> , 0.7 x V <sub>CC</sub>
Output Load	Current Source: I <sub>OL</sub> = 6 mA (V <sub>CC</sub> $\ge$ 2.2 V); I <sub>OL</sub> = 2 mA (V <sub>CC</sub> < 2.2 V); C <sub>L</sub> = 100 pF

# Ta

#### Power-On Reset (POR)

Each N24Cxx\* incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state.

A N24Cxx device will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi-directional POR feature protects the device against 'brown-out' failure following a temporary loss of power.

\*For common features, the N24C02/04/08/16 will be referred to as N24Cxx.

#### **Pin Description**

**SCL**: The Serial Clock input pin accepts the Serial Clock generated by the Master.

**SDA**: The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

**A0, A1 and A2**: The Address inputs set the device address when cascading multiple devices. When not driven, these pins are pulled LOW internally.

**WP**: The Write Protect input pin inhibits all write operations, when pulled HIGH. When not driven, this pin is pulled LOW internally.

#### **Functional Description**

The N24Cxx supports the Inter–Integrated Circuit (I<sup>2</sup>C) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The N24Cxx acts as a Slave device. Master and Slave alternate as either transmitter or receiver.

#### I<sup>2</sup>C Bus Protocol

The I<sup>2</sup>C bus consists of two 'wires', SCL and SDA. The two wires are connected to the  $V_{CC}$  supply via pull–up resistors. Master and Slave devices connect to the 2–wire bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see AC Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is high. An SDA transition while SCL is high will be interpreted as a START or STOP condition (Figure 2). The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake–up' call to all receivers. Absent a START, a Slave will not respond to commands. The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH.


**NOTE:** The I/O pins of N24Cxx do not obstruct the SCL and SDA lines if the VCC supply is switched off. During power–up, the SCL and SDA pins (connected with pull–up resistors to VCC) will follow the VCC monotonically from VSS (0 V) to nominal VCC value, regardless of pull–up resistor value. The delta between the VCC and the instantaneous voltage levels during power ramping will be determined by the relation between bus time constant (determined by pull–up resistance and bus capacitance) and actual VCC ramp rate.

#### **Device Addressing**

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. For normal Read/Write operations, the first 4 bits of the Slave address are fixed at 1010 (Ah). The next 3 bits are used as programmable address bits when cascading multiple devices and/or as internal address bits. The last bit of the slave address, R/W, specifies whether a Read (1) or Write (0) operation is to be performed. The 3 address space extension bits are assigned as illustrated in Figure 3. A<sub>2</sub>, A<sub>1</sub> and A<sub>0</sub> must match the state of the external address pins, and  $a_{10}$ ,  $a_9$  and  $a_8$  are internal address bits.

#### Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9th clock cycle (Figure 4). The Slave will also acknowledge the address byte and every data byte presented in Write mode. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9<sup>th</sup> clock cycle. As long as the Master acknowledges the data, the Slave will continue transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by issuing a STOP condition. Bus timing is illustrated in Figure 5.



#### WRITE OPERATIONS

#### **Byte Write**

In Byte Write mode, the Master sends the START condition and the Slave address with the R/W bit set to zero to the Slave. After the Slave generates an acknowledge, the Master sends the byte address that is to be written into the address pointer of the N24Cxx. After receiving another acknowledge from the Slave, the Master transmits the data byte to be written into the addressed memory location. The N24Cxx device will acknowledge the data byte and the Master generates the STOP condition, at which time the device begins its internal Write cycle to nonvolatile memory (Figure 6). While this internal cycle is in progress (t<sub>WR</sub>), the SDA output will be tri–stated and the N24Cxx will not respond to any request from the Master device (Figure 7).

#### Page Write

The N24Cxx writes up to 16 bytes of data in a single write cycle, using the Page Write operation (Figure 8). The Page Write operation is initiated in the same manner as the Byte Write operation, however instead of terminating after the data byte is transmitted, the Master is allowed to send up to fifteen additional bytes. After each byte has been transmitted the N24Cxx will respond with an acknowledge and internally increments the four low order address bits. The high order bits that define the page address remain unchanged. If the Master transmits more than sixteen bytes prior to sending the STOP condition, the address counter 'wraps around' to the beginning of page and previously transmitted data will be overwritten. Once all sixteen bytes

are received and the STOP condition has been sent by the Master, the internal Write cycle begins. At this point all received data is written to the N24Cxx in a single write cycle.

#### Acknowledge Polling

The acknowledge (ACK) polling routine can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write operation, the N24Cxx initiates the internal write cycle. The ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the N24Cxx is still busy with the write operation, NoACK will be returned. If the N24Cxx has completed the internal write operation, an ACK will be returned and the host can then proceed with the next read or write operation.

#### **Hardware Write Protection**

With the WP pin held HIGH, the entire memory is protected against Write operations. If the WP pin is left floating or is grounded, it has no impact on the operation of the N24Cxx. The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the first data byte (Figure 9). If the WP pin is HIGH during the strobe interval, the N24Cxx will not acknowledge the data byte and the Write request will be rejected.

#### **Delivery State**

The N24Cxx is shipped erased, i.e., all bytes are FFh.







Figure 6. Byte Write Sequence











### **READ OPERATIONS**

#### Immediate Read

Upon receiving a Slave address with the R/W bit set to '1', the N24Cxx will interpret this as a request for data residing at the current byte address in memory. The N24Cxx will acknowledge the Slave address, will immediately shift out the data residing at the current address, and will then wait for the Master to respond. If the Master does not acknowledge the data (NoACK) and then follows up with a STOP condition (Figure 10), the N24Cxx returns to Standby mode.

#### Selective Read

Selective Read operations allow the Master device to select at random any memory location for a read operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte address of the location it wishes to read. After the N24Cxx acknowledges the byte address, the Master device resends the START condition and the slave address, this time with the R/W bit set to one. The N24Cxx then responds with its acknowledge and sends the requested data byte. The Master device does not acknowledge the data (NoACK) but will generate a STOP condition (Figure 11).

#### Sequential Read

If during a Read session, the Master acknowledges the 1<sup>st</sup> data byte, then the N24Cxx will continue transmitting data residing at subsequent locations until the Master responds with a NoACK, followed by a STOP (Figure 12). In contrast to Page Write, during Sequential Read the address count will automatically increment to and then wrap–around at end of memory (rather than end of page).





Figure 12. Sequential Read Sequence

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **Ordering Information**

#### N24C02 Ordering Information

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Shipping
N24C02UDTG	AV	U = US-8	D = Industrial (-40°C to +85°C)	T = Tape & Reel, 3,000 Units / Reel
N24C02UVTG	AM	U = US-8	V = Automotive Grade 1 $(-40^{\circ}C \text{ to } +125^{\circ}C)$	T = Tape & Reel, 3,000 Units / Reel

#### N24C04 Ordering Information

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Shipping
N24C04UDTG (In Development)	AN	U = US-8	D = Industrial (–40°C to +85°C)	T = Tape & Reel, 3,000 Units / Reel
N24C04UVTG (In Development)	AW	U = US-8	V = Automotive Grade 1 $(-40^{\circ}C \text{ to } +125^{\circ}C)$	T = Tape & Reel, 3,000 Units / Reel

#### N24C08 Ordering Information

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Shipping
N24C08UDTG (In Development)	AP	U = US-8	D = Industrial (–40°C to +85°C)	T = Tape & Reel, 3,000 Units / Reel
N24C08UVTG (In Development)	AX	U = US-8	V = Automotive Grade 1 (-40°C to +125°C)	T = Tape & Reel, 3,000 Units / Reel

#### N24C16 Ordering Information

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Shipping
N24C16UDTG (In Development)	AQ	U = US-8	D = Industrial (–40°C to +85°C)	T = Tape & Reel, 3,000 Units / Reel
N24C16UVTG (In Development)	AZ	U = US-8	V = Automotive Grade 1 $(-40^{\circ}C \text{ to } +125^{\circ}C)$	T = Tape & Reel, 3,000 Units / Reel

9. All packages are RoHS-compliant (Lead-free, Halogen-free).

10. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

ON Semiconductor and the intervent and the intervent of the pattern of the patter

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331