

# **TFT-LCD DC-DC Converter with**

## **General Description**

The MAX8795A includes a high-performance step-up regulator, two linear-regulator controllers, and five highcurrent operational amplifiers for active-matrix, thin-film transistor (TFT), liquid-crystal displays (LCDs). Also included is a logic-controlled, high-voltage switch with adjustable delay.

The step-up DC-DC converter provides the regulated supply voltage for the panel source driver ICs. The converter is a high-frequency (1.2MHz) current-mode regulator with an integrated 20V n-channel MOSFET that allows the use of ultra-small inductors and ceramic capacitors. It provides fast transient response to pulsed loads while achieving efficiencies over 85%.

The gate-on and gate-off linear-regulator controllers provide regulated TFT gate-on and gate-off supplies using external charge pumps attached to the switching node. The MAX8795A includes five high-performance operational amplifiers. These amplifiers are designed to drive the LCD backplane (VCOM) and/or the gammacorrection divider string. The device features high output current (±130mA), fast slew rate (45V/µs), wide bandwidth (20MHz), and rail-to-rail inputs and outputs.

The MAX8795A is available in a lead-free, 32-pin, thin QFN package with a maximum thickness of 0.8mm for ultra-thin LCD panels, as well as in a 32-pin LQFP package with 0.8mm pin pitch.

**Applications** 

Notebook Computer Displays LCD Monitor Panels Automotive Displays

PART	TEMP RANGE	PIN-PACKAGE
MAX8795AETJ+	-40°C to +85°C	32 Thin QFN
MAX8795AGCJ+	-40°C to +105°C	32 LQFP
MAX8795AGCJ/V+	-40°C to +105°C	32 LQFP
MAX8795AGTJ+	-40°C to +105°C	32 TQFN
MAX8795AGTJ/V+	-40°C to +105°C	32 TQFN

## **Ordering Information**

+Denotes a lead(Pb)-free/RoHS-compliant package.

/V denotes an automotive-qualified part.

Pin Configurations appear at end of data sheet.

**Operational Amplifiers** 

## Features

- 2.5V to 5.5V Input Supply Range
- ♦ 1.2MHz Current-Mode Step-Up Regulator Fast Transient Response to Pulsed Load High-Accuracy Output Voltage (1%) Built-In 20V, 3A, 0.16Ω n-Channel MOSFET High Efficiency (85%)
- Linear-Regulator Controllers for V<sub>GON</sub> and V<sub>GOFF</sub>
- High-Performance Operational Amplifiers ±130mA Output Short-Circuit Current 45V/µs Slew Rate 20MHz, -3dB Bandwidth **Rail-to-Rail Inputs/Outputs**
- Logic-Controlled, High-Voltage Switch with Adjustable Delay
- Timer-Delay Fault Latch for All Regulator Outputs
- Thermal-Overload Protection
- 0.6mA Quiescent Current

## **Minimal Operating Circuit**



**MAX8795A** 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## **ABSOLUTE MAXIMUM RATINGS**

IN, CTL to AGND	0.3V to +7.5V
COMP, FB, FBP, FBN, DEL, REF to A	GND0.3V to (V <sub>IN</sub> + 0.3V)
PGND, BGND to AGND	±0.3V
LX to PGND	0.3V to +20V
SUP to AGND	0.3V to +20V
DRVP to AGND	0.3V to +36V
POS_, NEG_, OUT_ to AGND	0.3V to (V <sub>SUP</sub> + 0.3V)
DRVN to AGND	(V <sub>IN</sub> - 30V) to (V <sub>IN</sub> + 0.3V)
SRC to AGND	0.3V to +40V
COM, DRN to AGND	0.3V to (V <sub>SRC</sub> + 0.3V)
DRN to COM	30V to +30V
POS_ to NEG_ RMS Current	5mA (Note 1)

OUT\_ Maximum Continuous Output Current......±75mA LX Switch Maximum Continuous RMS Current ......1.6A Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )

32-Pin Thin QFN (derate 34.5mW/°C above +70°C) 2758mW	/
32-Pin LQFP (derate 48.4mW/°C above +70°C)1652.9mW	/
Operating Temperature Range, E Grade40°C to +85°C	)
Operating Temperature Range, G Grade40°C to +105°C	)
Junction Temperature+150°C	)
Storage Temperature Range65°C to +150°C	)
Lead Temperature (soldering, 10s)+300°C	)
Soldering Temperature (reflow)+260°C	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_A = 0^{\circ}C \text{ to } +85^{\circ}C.$  Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS	
IN Supply Range	VIN	(Note 2)		2.5		6.0	V	
IN Undervoltage-Lockout Threshold	VUVLO	V <sub>IN</sub> rising, typical h	ysteresis = 50mV	2.05	2.25	2.45	V	
IN Outer and Outer at		V <sub>FB</sub> = V <sub>FBP</sub> = 1.3V, V <sub>FBN</sub> = 0V, LX not switching			0.6	1.0		
IN Quiescent Current	lin	$V_{FB} = 1.2V, V_{FBP} = LX$ switching	1.4V, V <sub>FBN</sub> = 0V,		2	3	mA	
Duration-to-Trigger Fault Condition		FB or FBP below the threshold	reshold or FBN above		200		ms	
			$T_A = +25^{\circ}C \text{ to } +85^{\circ}C$	1.238	1.250	1.262	V	
REF Output Voltage		No external load	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	1.232	1.250	1.266		
REF Load Regulation		0 < I <sub>LOAD</sub> < 50µA				10	mV	
REF Sink Current		In regulation		10			μA	
REF Undervoltage Lockout Threshold		Rising edge; typica	l hysteresis = 160mV			1.15	V	
<b>T</b> I <b>I O</b> I <b>I I</b>		Temperature rising+160Hysteresis15			+160			
Thermal Shutdown					°C			
MAIN STEP-UP REGULATOR	•	•		•				
Output Voltage Range	VMAIN			VIN		18	V	
Operating Frequency	fosc			1000	1200	1400	kHz	
Oscillator Maximum Duty Cycle				86	90	93	%	
ED Degulation Voltage	Vee	No load	$T_A = +25^{\circ}C \text{ to } +85^{\circ}C$	1.221	1.233	1.245	V	
FB Regulation Voltage	VFB	NO IDAU	$T_A = 0^{\circ}C$ to $+85^{\circ}C$	1.212	1.233	1.248	v	
FB Fault Trip Level		V <sub>FB</sub> falling		1.10	1.14	1.17	V	
FB Load Regulation		$0 < I_{MAIN} < full load$	$0 < I_{MAIN} < full load, transient only$		-1		%	
FB Line Regulation		$V_{IN} = 2.5V$ to $6V$			0.1	±0.4	%/V	
FB Input Bias Current		V <sub>FB</sub> = 1.233V			+100	+200	nA	



## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_A = 0^{\circ}C \text{ to } +85^{\circ}C.$  Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
FB Transconductance		$\Delta I_{COMP} = \pm 2.5 \mu A$	75	160	280	μS
FB Voltage Gain		From FB to COMP		700		V/V
LX On-Resistance	R <sub>LX(ON)</sub>	I <sub>LX</sub> = 200mA		160	260	mΩ
LX Leakage Current	ILX	$V_{LX} = 19V$		10	20	μA
LX Current Limit	ILIM	$V_{FB} = 1.2V$ , duty cycle = 75%	2.5	3.0	3.5	А
Current-Sense Transresistance			0.1	0.2	0.3	V/A
Soft-Start Period	tss			14		ms
Soft-Start Step Size				V <sub>REF</sub> / 128		V
OPERATIONAL AMPLIFIERS		·				
SUP Supply Range	VSUP		6.0		18.0	V
SUP Overvoltage Fault Threshold			18.0	19	19.9	V
SUP Supply Current	ISUP	Buffer configuration, $V_{POS} = V_{SUP} / 2$ , no load		3.5	5.0	mA
Input Offset Voltage	Vos	(V <sub>NEG_</sub> , V <sub>POS_</sub> , V <sub>OUT_</sub> ) ≅ V <sub>SUP</sub> / 2		0	12	mV
Input Bias Current	I <sub>BIAS</sub>	(V <sub>NEG_</sub> , V <sub>POS_</sub> , V <sub>OUT_</sub> ) ≅ V <sub>SUP</sub> / 2	-50	0	+50	nA
Input Common-Mode Voltage Range	VCM		0		VSUP	V
Common-Mode Rejection Ratio	CMRR	$0 \leq (V_{NEG_{-}}, V_{POS_{-}}) \leq V_{SUP}$	45	80		dB
Open-Loop Gain				125		dB
Output Voltage Swing, High	V <sub>OH</sub>	I <sub>OUT</sub> = 5mA	V <sub>SUP</sub> - 100	V <sub>SUP</sub> - 50		mV
Output Voltage Swing, Low	Vol	I <sub>OUT</sub> = -5mA		50	100	mV
Short-Circuit Current		To V <sub>SUP</sub> / 2, source or sink	75	130		mA
Power-Supply Rejection Ratio	PSRR	DC, $6V \le V_{SUP} \le 18V$ , (VNEG_, VPOS_) $\cong$ VSUP / 2	60			dB
Slew Rate				45		V/µs
-3dB Bandwidth		$R_L = 10k\Omega$ , $C_L = 10pF$ , buffer configuration		20		MHz
GATE-ON LINEAR-REGULATOR	CONTROLL	ER	•			•
FBP Regulation Voltage	VFBP	$I_{DRVN} = 100 \mu A$	1.231	1.250	1.269	V
FBP Fault Trip Level		V <sub>FBP</sub> falling	0.96	1.00	1.04	V
FBP Input Bias Current	IFBP	V <sub>FBP</sub> = 1.25V	-50		+50	nA
FBP Effective Load-Regulation Error (Transconductance)		$V_{DRVP} = 10V$ , $I_{DRVP} = 50\mu A$ to 1mA		-0.7	-1.5	%
FBP Line (IN) Regulation Error		I <sub>DRVP</sub> = 100µA, 2.5V < V <sub>IN</sub> < 6V		±1	±10	mV
DRVP Sink Current	IDRVP	$V_{\text{FBP}} = 1.1V, V_{\text{DRVP}} = 10V$	1	5		mA
DRVP Off-Leakage Current		$V_{\text{FBP}} = 1.4V, V_{\text{DRVP}} = 34V$		0.01	10	μA
Soft-Start Period	tss			14		ms
Soft-Start Step Size				V <sub>REF</sub> / 128		V

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_A = 0^{\circ}C \text{ to } +85^{\circ}C.$  Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
GATE-OFF LINEAR-REGULATOF		LER	•			
FBN Regulation Voltage	VFBN	I <sub>DRVN</sub> = 100µA, V <sub>REF</sub> - V <sub>FBN</sub>	0.984	1	1.015	V
FBN Fault Trip Level		V <sub>FBN</sub> rising	370	420	470	mV
FBN Input Bias Current	I <sub>FBN</sub>	V <sub>FBN</sub> = 0.25V	-50		+50	nA
FBN Effective Load-Regulation Error (Transconductance)		$V_{DRVN} = -10V$ , $I_{DRVN} = 50\mu A$ to 1mA		11	25	mV
FBN Line (IN) Regulation Error		I <sub>DRVN</sub> = 0.1mA, 2.5V < V <sub>IN</sub> < 6V		±0.7	±5	mV
DRVN Source Current	IDRVN	V <sub>FBN</sub> = 300mV, V <sub>DRVN</sub> = -10V	1	5		mA
DRVN Off-Leakage Current		$V_{\text{FBN}} = 0V, V_{\text{DRVN}} = -25V$		-0.01	-10	μA
Soft-Start Period	tss			14		ms
Soft-Start Step Size				(V <sub>REF</sub> - V <sub>FBN</sub> ) / 128		V
POSITIVE GATE-DRIVER TIMING	AND CONT	ROL SWITCHES				
DEL Capacitor Charge Current		During startup, V <sub>DEL</sub> = 1V	4	5	6	μA
DEL Turn-On Threshold	VTH(DEL)		1.19	1.25	1.31	V
DEL Discharge Switch On-Resistance		During UVLO, $V_{IN} = 2.0V$		20		Ω
CTL Input Low Voltage		V <sub>IN</sub> = 2.5V to 5.5V			0.6	V
CTL Input High Voltage		V <sub>IN</sub> = 2.5V to 5.5V	2			V
CTL Input Leakage Current		CTL = AGND or IN	-1		+1	μA
CTL-to-SRC Propagation Delay				100		ns
SRC Input Voltage Range					36	V
SRC Input Current	1000	$V_{\text{DEL}} = 1.5V, \text{CTL} = IN$		200	300	
	ISRC	V <sub>DEL</sub> = 1.5V, CTL = AGND		115	200	μA
SRC-to-COM Switch On-Resistance	R <sub>SRC(ON)</sub>	$V_{DEL} = 1.5V, CTL = IN$		5	10	Ω
DRN-to-COM Switch On-Resistance	R <sub>DRN</sub> (ON)	V <sub>DEL</sub> = 1.5V, CTL = AGND		30	60	Ω

## **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}) (Note 3)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	MAX	UNITS
IN Supply Range	VIN	(Note 2)	(Note 2)		6.0	V
IN Undervoltage-Lockout Threshold	Vuvlo	V <sub>IN</sub> rising, typical hys	teresis = 150mV	2.05	2.45	V
		V <sub>FB</sub> = V <sub>FBP</sub> = 1.3V, V <sub>f</sub> LX not switching	- <sub>BN</sub> = 0V,		1.0	
IN Quiescent Current	lin	$V_{FB} = 1.2V, V_{FBP} = 1.$ LX switching	$4V, V_{FBN} = 0V,$	3	mA	
REF Output Voltage		No external load		1.218	1.277	V
REF Undervoltage-Lockout Threshold		Rising edge; typical h	ysteresis = 160mV		1.15	V
MAIN STEP-UP REGULATOR						
Output Voltage Range	VMAIN			VIN	18	V
Operating Frequency	fosc			900	1400	kHz
FB Regulation Voltage	V <sub>FB</sub>	No load		1.198	1.260	V
FB Line Regulation		$V_{IN} = 2.5V$ to $6V$			±0.4	%/V
FB Transconductance		$\Delta I_{COMP} = \pm 2.5 \mu A$		75	280	μS
LX On-Resistance	RLX(ON)	$I_{LX} = 200 \text{mA}$			260	mΩ
LX Current Limit	ILIM	V <sub>FB</sub> = 1.2V, duty cycle	e = 75%	2.5	3.5	А
OPERATIONAL AMPLIFIERS						
SUP Supply Range	VSUP			6	18	V
SUP Overvoltage Fault Threshold				18.0	19.9	V
SUP Supply Current	I <sub>SUP</sub>	Buffer configuration, \ no load	$POS_ = V_{SUP} / 2,$		5	mA
Input Offset Voltage	V <sub>OS</sub>	(V <sub>NEG_</sub> , V <sub>POS_</sub> , I <sub>OUT_</sub>	.) = ≅ V <sub>SUP</sub> / 2		12	mV
Input Common-Mode Voltage Range	V <sub>CM</sub>			0	V <sub>SUP</sub>	V
Output Voltage Swing, High	V <sub>OH</sub>	I <sub>OUT</sub> = 5mA		V <sub>SUP</sub> - 100		mV
Output Voltage Swing Low	V <sub>OL</sub>	I <sub>OUT</sub> = -5mA			100	
			Source	75		
Short-Circuit Current		To V <sub>SUP</sub> / 2	Sink	75		mA
GATE-ON LINEAR-REGULATOR	CONTROLL	ER				
FBP Regulation Voltage	VFBP	$I_{DRVP} = 100 \mu A$		1.210	1.280	V
FBP Effective Load-Regulation Error (Transconductance)		V <sub>DRVP</sub> = 10V, I <sub>DRVP</sub> =	$V_{DRVP} = 10V$ , $I_{DRVP} = 50\mu A$ to 1mA		-1.5	%
FBP Line (IN) Regulation Error	1	I <sub>DRVP</sub> = 100µA, 2.5V ·	< V <sub>IN</sub> < 6V		10	mV
DRVP Sink Current	IDRVP	$V_{FBP} = 1.1V, V_{DRVP} =$		1	-	mA
	DIT					I

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_A = -40^{\circ}C to +85^{\circ}C, unless otherwise noted.) (Note 3)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
GATE-OFF LINEAR-REGULATOR	CONTROLI	_ER	·		
FBN Regulation Voltage	V <sub>FBN</sub>	$I_{DRVN} = 100 \mu A$ , $V_{REF} - V_{FBN}$	0.972	1.022	V
FBN Effective Load-Regulation Error (Transconductance)		$V_{DRVN} = -10V$ , $I_{DRVN} = 50\mu A$ to 1mA		25	mV
FBN Line (IN) Regulation Error		I <sub>DRVN</sub> = 0.1mA, 2.5V < V <sub>IN</sub> < 6V		±5	mV
DRVN Source Current	IDRVN	V <sub>FBN</sub> = 300mV, V <sub>DRVN</sub> = -10V	1		mA
POSITIVE GATE-DRIVER TIMING	AND CONT	ROL SWITCHES			
DEL Capacitor Charge Current		During startup, $V_{DEL} = 1V$	4	6	μΑ
DEL Turn-On Threshold	VTH(DEL)		1.19	1.31	V
CTL Input Low Voltage		$V_{IN} = 2.5V$ to 5.5V		0.6	V
CTL Input High Voltage		$V_{IN} = 2.5V$ to $5.5V$	2		V
SRC Input Voltage Range				36	V
	lana	$V_{DEL} = 1.5V, CTL = IN$		300	
SRC Input Current	ISRC	V <sub>DEL</sub> = 1.5V, CTL = AGND		200	μA
SRC-to-COM Switch On-Resistance	RSRC(ON)	$V_{DEL} = 1.5V, CTL = IN$		10	Ω
DRN-to-COM Switch On-Resistance	R <sub>DRN</sub> (ON)	V <sub>DEL</sub> = 1.5V, CTL = AGND		60	Ω

## **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_A = 0^{\circ}C \text{ to } +105^{\circ}C.$  Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	МАХ	UNITS
IN Supply Range	VIN	(Note 2)		2.5		6.0	V
IN Undervoltage-Lockout Threshold	VUVLO	V <sub>IN</sub> rising, typical hysteresis = 50mV		2.05	2.25	2.45	v
IN Quiescent Current		V <sub>FB</sub> = V <sub>FBP</sub> = 1.3V LX not switching	, V <sub>FBN</sub> = 0V,		0.6	1.0	
	lin	V <sub>FB</sub> = 1.2V, V <sub>FBP</sub> = LX switching	= 1.4V, V <sub>FBN</sub> = 0V,		2	3	mA
Duration-to-Trigger Fault Condition		VFB or FBP below threshold	VFB or FBP below threshold or FBN above threshold		200		ms
		No external load	$T_A = +25^{\circ}C \text{ to } +105^{\circ}C$	1.238	1.250	1.262	v
REF Output Voltage		NO external load	$T_A = 0^{\circ}C \text{ to } + 105^{\circ}C$	1.232	1.250	1.266	v
REF Load Regulation		0 < I <sub>LOAD</sub> < 50µA				10	mV
REF Sink Current		In regulation		10			μA
REF Undervoltage-Lockout Threshold		Rising edge, typica	Rising edge, typical hysteresis = 160mV			1.15	V
		Temperature rising	ļ		+160		°C
Thermal Shutdown		Hysteresis			15		-0

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_A = 0^{\circ}C \text{ to } +105^{\circ}C.$  Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
MAIN STEP-UP REGULATOR		·	•			
Output Voltage Range	VMAIN		VIN		18	V
Operating Frequency	fosc		1000	1200	1400	kHz
Oscillator Maximum Duty Cycle			86	90	93	%
	VED	$T_{A} = +25^{\circ}C \text{ to } +105^{\circ}C$	1.221	1.233	1.245	V
FB Regulation Voltage	VFB	No load $T_A = 0^{\circ}C \text{ to } +105^{\circ}C$	1.212	1.233	1.248	v
FB Fault Trip Level		V <sub>FB</sub> falling	1.10	1.14	1.17	V
FB Load Regulation		0 < I <sub>MAIN</sub> < full load, transient only		-1		
FB Line Regulation		$V_{IN} = 2.5V$ to $6V$		0.1	±0.4	%/V
FB Input Bias Current		$V_{FB} = 1.233 V$		+100	+200	nA
FB Transconductance		$\Delta I_{COMP} = \pm 2.5 \mu A$	75	160	280	μS
FB Voltage Gain		From FB to COMP		700		V/V
LX On-Resistance	RLX(ON)	$I_{LX} = 200 \text{mA}$		160	300	mΩ
LX Leakage Current	ILX	$V_{LX} = 19V$		10	20	μA
LX Current Limit	ILIM	$V_{FB} = 1.2V$ , duty cycle = 75%	2.5	3.0	3.5	A
Current-Sense Transresistance			0.1	0.2	0.3	V/A
Soft-Start Period	tss			14		ms
Soft-Start Step Size				VREF / 128		V
OPERATIONAL AMPLIFIERS		1				
SUP Supply Range	VSUP		6.0		18.0	
SUP Overvoltage Fault Threshold			18.0	19	19.9	V
SUP Supply Current	ISUP	Buffer configuration, $V_{POS} = V_{SUP} / 2$ , no load		3.5	5.0	mA
Input Offset Voltage	Vos	(V <sub>NEG_</sub> , VPOS_, V <sub>OUT_</sub> ) ≅ V <sub>SUP</sub> / 2		0	12	mV
Input Bias Current	IBIAS	(V <sub>NEG_</sub> , V <sub>POS_</sub> , V <sub>OUT_</sub> ) ≅ V <sub>SUP</sub> / 2	-50	0	+50	nA
Input Common-Mode Voltage Range	V <sub>CM</sub>		0		VSUP	V
Common-Mode Rejection Ratio	CMRR	$0 \leq (V_{NEG_{}}, V_{POS_{}}) \leq V_{SUP}$	45	80		dB
Open-Loop Gain				125		dB
Output Voltage Swing, High	V <sub>OH</sub>	I <sub>OUT</sub> = 5mA	V <sub>SUP</sub> - 100	V <sub>SUP</sub> - 50		mV
Output Voltage Swing, Low	Vol	I <sub>OUT</sub> = -5mA		50	100	mV
Short-Circuit Current	-	To V <sub>SUP</sub> / 2, source or sink	75	130		mA
Power-Supply Rejection Ratio	PSRR	DC, $6V \le V_{SUP} \le 18V$ , ( $V_{NEG}$ , $V_{POS}$ ) $\cong V_{SUP} / 2$	60			dB
Slew Rate				45		V/µs
-3dB Bandwidth		$R_L = 10k\Omega$ , $C_L = 10pF$ , buffer configuration		20		MHz

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_A = 0^{\circ}C \text{ to } +105^{\circ}C.$  Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
GATE-ON LINEAR-REGULATOR	CONTROLL	ER	•			
FBP Regulation Voltage	VFBP	I <sub>DRVP</sub> = 100µA	1.231	1.250	1.269	V
FBP Fault Trip Level		V <sub>FBP</sub> falling	0.96	1.00	1.04	V
FBP Input Bias Current	I <sub>FBP</sub>	V <sub>FBP</sub> = 1.25V	-50		+50	nA
FBP Effective Load-Regulation Error (Transconductance)		$V_{DRVP} = 10V$ , $I_{DRVP} = 50\mu A$ to 1mA		-0.7	-1.5	%
FBP Line (IN) Regulation Error		I <sub>DRVP</sub> = 100μA, 2.5V < V <sub>IN</sub> < 6V		±1	±10	mV
DRVP Sink Current	IDRVP	V <sub>FBP</sub> = 1.1V, V <sub>DRVP</sub> = 10V	1	5		mA
DRVP Off-Leakage Current		V <sub>FBP</sub> = 1.4V, V <sub>DRVP</sub> = 34V		0.01	10	μA
Soft-Start Period	tss			14		ms
Soft-Start Step Size				V <sub>REF</sub> / 128		V
GATE-OFF LINEAR-REGULATOF		LER				
FBN Regulation Voltage	V <sub>FBN</sub>	$I_{DRVN} = 100 \mu A$ , $V_{REF} - V_{FBN}$	0.984	1	1.015	V
FBN Fault Trip Level		V <sub>FBN</sub> rising	340	420	510	mV
FBN Input Bias Current	I <sub>FBN</sub>	V <sub>FBN</sub> = 0.25V	-50		+50	nA
FBN Effective Load-Regulation Error (Transconductance)		$V_{DRVN} = -10V$ , $I_{DRVN} = 50\mu A$ to 1mA		11	25	mV
FBN Line (IN) Regulation Error		I <sub>DRVN</sub> = 0.1mA, 2.5V < V <sub>IN</sub> < 6V		±0.7	±5	mV
DRVN Source Current	IDRVN	$V_{\text{FBN}} = 300 \text{mV}, V_{\text{DRVN}} = -10 \text{V}$	1	5		mA
DRVN Off-Leakage Current		$V_{\text{FBN}} = 0V, V_{\text{DRVN}} = -25V$		-0.01	-10	μA
Soft-Start Period	tss			14		ms
Soft-Start Step Size				(V <sub>REF</sub> - V <sub>FBN)</sub> / 128		V
POSITIVE GATE-DRIVER TIMING	AND CONT	ROL SWITCHES	•			
DEL Capacitor Charge Current		During startup, V <sub>DEL</sub> = 1V	4	5	6	μA
DEL Turn-On Threshold	VTH(DEL)		1.19	1.25	1.31	V
DEL Discharge Switch On-Resistance		During UVLO, V <sub>IN</sub> = 2.0V		20		Ω
CTL Input Low Voltage		V <sub>IN</sub> = 2.5V to 5.5V			0.6	V
CTL Input High Voltage		$V_{IN} = 2.5V \text{ to } 5.5V$	2			V
CTL Input Leakage Current		CTL = AGND or IN	-1		+1	μA
CTL-to-SRC Propagation Delay				100		ns
SRC Input Voltage Range					36	V
		V <sub>DEL</sub> = 1.5V, CTL = IN		200	300	
SRC Input Current	ISRC	V <sub>DEL</sub> = 1.5V, CTL = AGND		115	200	μA
SRC-to-COM Switch On-Resistance	R <sub>SRC(ON)</sub>	$V_{\text{DEL}} = 1.5V, \text{CTL} = IN$		5	12	Ω
DRN-to-COM Switch On-Resistance	R <sub>DRN</sub> (ON)	V <sub>DEL</sub> = 1.5V, CTL = AGND		30	70	Ω

## **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, \textbf{T}_{\textbf{A}} = -40^{\circ} \textbf{C} \text{ to } +105^{\circ} \textbf{C}, \text{ unless otherwise noted.}) (Note3)$ 

PARAMETER	SYMBOL	CONDI	TIONS	MIN	МАХ	UNITS
IN Supply Range	VIN	(Note 2)		2.5	6.0	V
IN Undervoltage-Lockout Threshold	Vuvlo	V <sub>IN</sub> rising, typical hysteresis = 150mV		2.05	2.45	V
		V <sub>FB</sub> = V <sub>FBP</sub> = 1.3V, V <sub>FE</sub> LX not switching	<sub>BN</sub> = 0V,		1.0	
IN Quiescent Current	lin	V <sub>FB</sub> = 1.2V, V <sub>FBP</sub> = 1.4 LX switching	$V, V_{FBN} = 0V,$		3	mA
REF Output Voltage		No external load		1.218	1.277	V
REF Undervoltage-Lockout Threshold		Rising edge, typical hy	steresis = 160mV		1.15	V
MAIN STEP-UP REGULATOR						
Output Voltage Range	VMAIN			VIN	18	V
Operating Frequency	fosc			900	1400	kHz
FB Regulation Voltage	V <sub>FB</sub>	No load		1.198	1.260	V
FB Line Regulation		V <sub>IN</sub> = 2.5V to 6V			±0.4	%/ V
FB Transconductance		$\Delta I_{COMP} = \pm 2.5 \mu A$		75	280	μS
LX On-Resistance	R <sub>LX(ON)</sub>	I <sub>LX</sub> = 200mA			300	mΩ
LX Current Limit	ILIM	V <sub>FB</sub> = 1.2V, duty cycle	= 75%	2.5	3.5	Α
OPERATIONAL AMPLIFIERS						
SUP Supply Range	VSUP			6	18	V
SUP Overvoltage Fault Threshold				18.0	19.9	V
SUP Supply Current	ISUP	Buffer configuration, V <sub>F</sub> no load	$POS_ = V_{SUP} / 2,$		5	mA
Input Offset Voltage	Vos	(V <sub>NEG_</sub> , V <sub>POS_</sub> , V <sub>OUT_</sub> )	$\cong$ V <sub>SUP</sub> / 2		12	mV
Input Common-Mode Voltage Range	V <sub>CM</sub>			0	VSUP	V
Output Voltage Swing, High	Voh	I <sub>OUT_</sub> = 5mA		V <sub>SUP</sub> - 100		mV
Output Voltage Swing, Low	V <sub>OL</sub>	I <sub>OUT</sub> = -5mA	I <sub>OUT</sub> = -5mA		100	mV
Short-Circuit Current	Ì		Source	75		
Short-Gircuit Gurrent		To V <sub>SUP</sub> / 2	Sink	75		mA

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = 3V, V_{MAIN} = V_{SUP} = 14V, V_{PGND} = V_{AGND} = V_{BGND} = 0V, I_{REF} = 25\mu A, T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ unless otherwise noted.}) \text{ (Note3)}$ 

PARAMETER SYM		CONDITIONS	MIN	МАХ	UNITS
GATE-ON LINEAR-REGULATO	R CONTROL	LER	I.		
FBP Regulation Voltage	V <sub>FBP</sub>	I <sub>DRVP</sub> = 100μA	1.210	1.280	V
FBP Effective Load-Regulation Error (Transconductance)		$V_{DRVP} = 10V$ , $I_{DRVP} = 50\mu A$ to 1mA		-1.5	%
FBP Line (IN) Regulation Error		I <sub>DRVP</sub> = 100μA, 2.5V < V <sub>IN</sub> < 6V		10	mV
DRVP Sink Current	IDRVP	$V_{FBP} = 1.1V, V_{DRVP} = 10V$	1		mA
GATE-OFF LINEAR-REGULATO	OR CONTROL	LER			
FBN Regulation Voltage	V <sub>FBN</sub>	I <sub>DRVN</sub> = 100µA, V <sub>REF</sub> - V <sub>FBN</sub>	0.972	1.022	V
FBN Effective Load-Regulation Error (Transconductance)		$V_{DRVN} = -10V$ , $I_{DRVN} = 50\mu$ A to 1mA		25	mV
FBN Line (IN) Regulation Error		I <sub>DRVN</sub> = 0.1mA, 2.5V < V <sub>IN</sub> < 6V		±5	mV
DRVN Source Current	IDRVN	$V_{FBN} = 300 \text{mV}, V_{DRVN} = -10 \text{V}$	1		mA
POSITIVE GATE-DRIVER TIMIN	IG AND CON	TROL SWITCHES	·		
DEL Capacitor Charge Current		During startup, V <sub>DEL</sub> = 1V	4	6	μA
DEL Turn-On Threshold	VTH(DEL)		1.19	1.31	V
CTL Input Low Voltage		V <sub>IN</sub> = 2.5V to 5.5V		0.6	V
CTL Input High Voltage		V <sub>IN</sub> = 2.5V to 5.5V	2		V
SRC Input Voltage Range				36	V
	1000	$V_{DEL} = 1.5V, CTL = IN$		300	
SRC Input Current	ISRC	V <sub>DEL</sub> = 1.5V, CTL = AGND		200	μA
SRC-to-COM Switch On-Resistance	R <sub>SRC</sub> (ON)	$V_{DEL} = 1.5V, CTL = IN$		12	Ω
DRN-to-COM Switch On-Resistance	R <sub>DRN</sub> (ON)	V <sub>DEL</sub> = 1.5V, CTL = AGND		70	Ω

**Note 2:** For 5.5V < V<sub>IN</sub> < 6.0V, use MAX8795A for no longer than 1% of IC lifetime. For continuous operation, input voltage should not exceed 5.5V.

Note 3: Specifications to -40°C and +105°C are guaranteed by design, not production tested.



**MAX8795A** 

## **Typical Operating Characteristics (continued)**

(Circuit of Figure 1, V<sub>IN</sub> = 5V, V<sub>MAIN</sub> = 14V, V<sub>GON</sub> = 25V, V<sub>GOFF</sub> = -10V, T<sub>A</sub> = +25°C, unless otherwise noted.)







# 0V 0V 0V C: V<sub>NEG</sub>, 10V/div B: V<sub>POS</sub>, 20V/div D: V<sub>COM</sub>, 20V/div

**MIXIM** 

## \_Typical Operating Characteristics (continued)

(Circuit of Figure 1, V<sub>IN</sub> = 5V, V<sub>MAIN</sub> = 14V, V<sub>GON</sub> = 25V, V<sub>GOFF</sub> = -10V, T<sub>A</sub> = +25°C, unless otherwise noted.)









**MAX8795A** 

## Pin Description

PIN	NAME	FUNCTION
1	SRC	Switch Input. Source of the internal high-voltage p-channel MOSFET. Bypass SRC to PGND with a minimum 0.1µF capacitor close to the pins.
2	REF	Reference Bypass Terminal. Bypass REF to AGND with a minimum of 0.22µF close to the pins.
3	AGND	Analog Ground for Step-Up Regulator and Linear Regulators. Connect to power ground (PGND) underneath the IC.
4	PGND	Power Ground. PGND is the source of the main step-up n-channel power MOSFET. Connect PGND to the output-capacitor ground terminals through a short, wide PCB trace. Connect to analog ground (AGND) underneath the IC.
5	OUT1	Operational-Amplifier 1 Output
6	NEG1	Operational-Amplifier 1 Inverting Input
7	POS1	Operational-Amplifier 1 Noninverting Input
8	OUT2	Operational-Amplifier 2 Output
9	NEG2	Operational-Amplifier 2 Inverting Input
10	POS2	Operational-Amplifier 2 Noninverting Input
11	BGND	Analog Ground for Operational Amplifiers. Connect to power ground (PGND) underneath the IC.
12	POS3	Operational-Amplifier 3 Noninverting Input
13	OUT3	Operational-Amplifier 3 Output
14	SUP	Operational-Amplifier Power Input. Positive supply rail for the operational amplifiers. Typically connected to $V_{MAIN}$ . Bypass SUP to BGND with a 0.1µF capacitor.
15	POS4	Operational-Amplifier 4 Noninverting Input
16	NEG4	Operational-Amplifier 4 Inverting Input

13

## Pin Description (continued)

PIN	NAME	FUNCTION
17	OUT4	Operational-Amplifier 4 Output
18	POS5	Operational-Amplifier 5 Noninverting Input
19	NEG5	Operational-Amplifier 5 Inverting Input
20	OUT5	Operational-Amplifier 5 Output
21	LX	n-Channel Power MOSFET Drain and Switching Node. Connect the inductor and Schottky diode to LX and minimize the trace area for lowest EMI.
22	IN	Supply Voltage Input. IN can range from 2.5V to 6V.
23	FB	Step-Up Regulator Feedback Input. Regulates to 1.233V (nominal). Connect a resistive voltage-divider from the output ( $V_{MAIN}$ ) to FB to analog ground (AGND). Place the divider within 5mm of FB.
24	COMP	Step-Up Regulator Error-Amplifier Compensation Point. Connect a series RC from COMP to AGND. See the <i>Loop Compensation</i> section for component selection guidelines.
25	FBP	Gate-On Linear-Regulator Feedback Input. FBP regulates to 1.25V (nominal). Connect FBP to the center of a resistive voltage-divider between the regulator output and AGND to set the gate-on linear-regulator output voltage. Place the resistive voltage-divider within 5mm of FBP.
26	DRVP	Gate-On Linear-Regulator Base Drive. Open drain of an internal n-channel MOSFET. Connect DRVP to the base of an external pnp pass transistor. See the <i>Pass-Transistor Selection</i> section.
27	FBN	Gate-Off Linear-Regulator Feedback Input. FBN regulates to 250mV (nominal). Connect FBN to the center of a resistive voltage-divider between the regulator output and REF to set the gate-off linear-regulator output voltage. Place the resistive voltage-divider within 5mm of FBN.
28	DRVN	Gate-Off Linear-Regulator Base Drive. Open drain of an internal p-channel MOSFET. Connect DRVN to the base of an external npn pass transistor. See the <i>Pass-Transistor Selection</i> section.
29	DEL	High-Voltage Switch Delay Input. Connect a capacitor from DEL to AGND to set the high-voltage switch startup delay.
30	CTL	High-Voltage Switch Control Input. When CTL is high, the high-voltage switch between COM and SRC is on and the high-voltage switch between COM and DRN is off. When CTL is low, the high-voltage switch between COM and SRC is off and the high-voltage switch between COM and DRN is on. CTL is inhibited by the undervoltage lockout or when the voltage on DEL is less than 1.25V.
31	DRN	Switch Input. Drain of the internal high-voltage back-to-back p-channel MOSFETs connected to COM.
32	COM	Internal High-Voltage MOSFET Switch Common Terminal. Do not allow the voltage on COM to exceed V <sub>SRC</sub> .
_	EP	Exposed Paddle. Must be connected to AGND. Do not use as the only ground connection.

## **Typical Operating Circuit**

The MAX8795A typical operating circuit (Figure 1) is a complete power-supply system for TFT LCDs. The circuit generates a +14V source-driver supply and +25V and

-10V gate-driver supplies. The input voltage range for the IC is from +2.5V to +5.5V. The listed load currents in Figure 1 are available from a +4.5V to +5.5V supply. Table 1 lists some recommended components, and Table 2 lists the contact information of component suppliers.



Figure 1. Typical Operating Circuit

## Table 1. Component List

DESIGNATION	DESCRIPTION
C1	22µF, 6.3V X5R ceramic capacitor (1210) TDK C3225X5R0J227M
C2	22µF, 16V X5R ceramic capacitor (1812) TDK C4532X5X1C226M
D1	3A, 30V Schottky diode (M-flat) Toshiba CMS02
D2, D3	200mA, 100V, dual ultra-fast diodes (SOT23) Fairchild MMBD4148SE

DESIGNATION	DESCRIPTION
L1	3.0µH, 3A inductor Sumida CDRH6D28-3R0
Q1	200mA, 40V pnp bipolar transistor (SOT23) Fairchild MMBT3906
Q2	200mA, 40V npn bipolar transistor (SOT23) Fairchild MMBT3904

# **MAX8795A**

## Table 2. Component Suppliers

SUPPLIER	PHONE	FAX	WEBSITE
Fairchild	408-822-2000	408-822-2102	www.fairchildsemi.com
Sumida	847-545-6700	847-545-6720	www.sumida.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com
Toshiba	949-455-2000	949-859-3963	www.toshiba.com/taec



Figure 2. MAX8795A Functional Diagram

## **Detailed Description**

The MAX8795A contains a high-performance step-up switching regulator, two low-cost linear-regulator controllers, multiple high-current operational amplifiers, and startup timing and level-shifting functionality useful for active-matrix TFT LCDs. Figure 2 shows the MAX8795A functional diagram.

#### Main Step-Up Regulator

The main step-up regulator employs a current-mode, fixed-frequency PWM architecture to maximize loop bandwidth and provide fast transient response to pulsed loads typical of TFT-LCD panel source drivers. The 1.2MHz switching frequency allows the use of low-profile inductors and ceramic capacitors to minimize the thickness of LCD panel designs. The integrated high-efficiency MOSFET and the IC's built-in digital soft-start functions reduce the number of external components required while controlling inrush currents. The output voltage can be set from  $V_{IN}$  to 18V with an external resistive voltage-divider.

The regulator controls the output voltage and the power delivered to the output by modulating the duty cycle (D) of the internal power MOSFET in each switching cycle. The duty cycle of the MOSFET is approximated by:

$$D \approx \frac{V_{MAIN} - V_{IN}}{V_{MAIN}}$$

Figure 3 shows the functional diagram of the step-up regulator. An error amplifier compares the signal at FB to 1.233V and changes the COMP output. The voltage at COMP sets the peak inductor current. As the load varies, the error amplifier sources or sinks current to the COMP output accordingly to produce the inductor peak current necessary to service the load. To maintain stability at high duty cycles, a slope-compensation signal is summed with the current-sense signal.

On the rising edge of the internal clock, the controller sets a flip-flop, turning on the n-channel MOSFET and applying the input voltage across the inductor. The current through the inductor ramps up linearly, storing energy in its magnetic field. Once the sum of the current-feedback signal and the slope compensation exceeds the COMP





Figure 3. Step-Up Regulator Functional Diagram

voltage, the controller resets the flip-flop and turns off the MOSFET. Since the inductor current is continuous, a transverse potential develops across the inductor that turns on the diode (D1). The voltage across the inductor then becomes the difference between the output voltage and the input voltage. This discharge condition forces the current through the inductor to ramp back down, transferring the energy stored in the magnetic field to the output capacitor and the load. The MOSFET remains off for the rest of the clock cycle.

#### **Gate-On Linear-Regulator Controller, REG P**

The gate-on linear-regulator controller (REG P) is an analog gain block with an open-drain n-channel output. It drives an external pnp pass transistor with a  $6.8k\Omega$  base-to-emitter resistor (Figure 1). Its guaranteed base-drive sink current is at least 1mA. The regulator including Q1 in Figure 1 uses a  $0.47\mu$ F ceramic output capacitor and is designed to deliver 20mA at 25V. Other output voltages and currents are possible with the proper pass transistor and output capacitor. See the *Pass-Transistor Selection* and *Stability Requirements* sections.



Figure 4. Using Cascoded npn for Charge-Pump Output Voltages > 36V



Figure 5. The linear regulator controls the intermediate chargepump stage.

REG P is typically used to provide the TFT-LCD gate drivers' gate-on voltage. Use a charge pump with as many stages as necessary to obtain a voltage exceeding the required gate-on voltage (see the *Selecting the Number of Charge-Pump Stages* section). Note the voltage rating of DRVP is 36V. If the charge-pump output voltage can exceed 36V, an external cascode npn transistor should be added as shown in Figure 4. Alternately, the linear regulator can control an intermediate charge-pump stage while regulating the final charge-pump output (Figure 5).



REG P is enabled after the REF voltage exceeds 1.0V. Each time it is enabled, the controller goes through a soft-start routine that ramps up its internal reference DAC in 128 steps.

**Gate-Off Linear-Regulator Controller, REG N** The gate-off linear-regulator controller (REG N) is an analog gain block with an open-drain p-channel output. It drives an external npn pass transistor with a  $6.8 \mathrm{k}\Omega$ base-to-emitter resistor (Figure 1). Its guaranteed basedrive source current is at least 1mA. The regulator including Q2 in Figure 1 uses a 0.47µF ceramic output capacitor and is designed to deliver 50mA at -10V. Other output voltages and currents are possible with the proper pass transistor and output capacitor (see the Pass-Transistor Selection and Stability Requirements sections).

REG N is typically used to provide the TFT-LCD gate drivers' gate-off voltage. A negative voltage can be produced using a charge-pump circuit as shown in Figure 1. REG N is enabled after the voltage on REF exceeds 1.0V. Each time it is enabled, the control goes through a soft-start routine that ramps down its internal reference DAC from VREF to 250mV in 128 steps.

#### **Operational Amplifiers**

The MAX8795A has five operational amplifiers. The operational amplifiers are typically used to drive the LCD backplane (VCOM) or the gamma-correction divider string. They feature ±130mA output short-circuit current, 45V/µs slew rate, and 20MHz/3dB bandwidth. The rail-to-rail input and output capability maximizes system flexibility.

#### Short-Circuit Current Limit and Input Clamp

The operational amplifiers limit short-circuit current to approximately ±130mA if the output is directly shorted to SUP or to BGND. If the short-circuit condition persists, the junction temperature of the IC rises until it reaches the thermal-shutdown threshold (+160°C typ). Once the junction temperature reaches the thermal-shutdown threshold, an internal thermal sensor immediately sets the thermal fault latch, shutting off all the IC's outputs. The device remains inactive until the input voltage is cycled.

The operational amplifiers have 4V input clamp structures in series with a 500 $\Omega$  resistance and a diode (Figure 2).

#### Driving Pure Capacitive Load

The operational amplifiers are typically used to drive the LCD backplane (VCOM) or the gamma-correction divider string. The LCD backplane consists of a distributed series capacitance and resistance, a load that can be easily driven by the operational amplifier. However, if the operational amplifier is used in an application with a pure capacitive load, steps must be taken to ensure stable operation.

As the operational amplifier's capacitive load increases, the amplifier's bandwidth decreases and gain peaking increases. A 5 $\Omega$  to 50 $\Omega$  small resistor placed between OUT\_ and the capacitive load reduces peaking, but also reduces the gain. An alternative method of reducing peaking is to place a series RC network (snubber) in parallel with the capacitive load. The RC network does not continuously load the output or reduce the gain. Typical values of the resistor are between  $100\Omega$  and  $200\Omega$ , and the typical value of the capacitor is 10nF.

#### **Undervoltage Lockout (UVLO)**

The UVLO circuit compares the input voltage at IN with the UVLO threshold (2.25V rising, 2.20V falling, typ) to ensure the input voltage is high enough for reliable operation. The 50mV (typ) hysteresis prevents supply transients from causing a restart. Once the input voltage exceeds the UVLO rising threshold, startup begins. When the input voltage falls below the UVLO falling threshold, the controller turns off the main step-up regulator, turns off the linearregulator outputs, and disables the switch control block; the operational-amplifier outputs are high impedance.

#### **Reference Voltage (REF)**

The reference output is nominally 1.25V and can source at least 50µA (see the Typical Operating Characteristics). Bypass REF with a 0.22µF ceramic capacitor connected between REF and AGND.

#### **Power-Up Sequence and Soft-Start**

Once the voltage on IN exceeds approximately 2.25V, the reference turns on. With a 0.22µF REF bypass capacitor, the reference reaches its regulation voltage of 1.25V in approximately 1ms. When the reference voltage exceeds 1.0V, the IC enables the main step-up regulator, the gateon linear-regulator controller, and the gate-off linear-regulator controller simultaneously.

The IC employs soft-start for each regulator to minimize inrush current and voltage overshoot and to ensure a welldefined startup behavior. Each output uses a 7-bit soft-start DAC. For the step-up and the gate-on linear regulator, the DAC output is stepped in 128 steps from zero up to the reference voltage. For the gate-off linear regulator, the DAC output steps from the reference down to 250mV in 128 steps from zero up to the reference voltage. For the gateoff linear regulator's voltage ramp soft-start, the DAC output steps from the reference down to 250mV in 128 steps. The soft-start duration is 14ms (typ) for all three regulators, and DEL remains pulled down to AGND during the soft start period.

Once the main step-up regulator, the gate-on linear-regulator controller, and the gate-off linear-regulator controller reach regulation, a 5µA current source starts charging

M/XI/M



**MAX8795A** 

C<sub>DEL</sub>. Once the C<sub>DEL</sub> capacitor voltage exceeds 1.25V (typ), the switch-control block is and op amps are enabled as shown in Figure 6. After the switch-control block is enabled, COM can be connected to SRC or DRN through the internal p-channel switches, depending upon the state of CTL. Before startup and when IN is less than V<sub>UVLO</sub>, DEL is internally connected to AGND to discharge C<sub>DEL</sub>. Select C<sub>DEL</sub> to set the initial start-up delay and the switch-control block startup delay times using the following equation:

$$C_{DEL} = DELAY _ TIME \times \frac{I6\mu A}{1.25V}$$

#### Switch-Control Block

The switch-control input (CTL) is not activated until all four of the following conditions are satisfied: the input voltage exceeds  $V_{UVLO}$ , the soft-start routine of all the regulators is complete, there is no fault condition detected, and  $V_{DEL}$  exceeds its turn-on threshold. Once activated and if CTL is high, the 5 $\Omega$  internal p-channel switch (Q1) between COM and SRC turns on and the



Figure 6. Power-Up Sequence

2.25V



Figure 7. Switch-Control Block



 $30\Omega$  p-channel switch (Q2) between DRN and COM turns off. If CTL is low. Q1 turns off and Q2 turns on.

#### **Fault Protection**

During steady-state operation, if the output of the main regulator or any of the linear-regulator outputs does not exceed its respective fault-detection threshold, the MAX8795A activates an internal fault timer. If any condition or combination of conditions indicates a continuous fault for the fault-timer duration (200ms typ), the MAX8795A sets the fault latch to shut down all the outputs except the reference. Once the fault condition is removed, cycle the input voltage (below the UVLO falling threshold) to clear the fault latch and reactivate the device. The faultdetection circuit is disabled during the soft-start time.

#### **Thermal-Overload Protection**

Thermal-overload protection prevents excessive power dissipation from overheating the MAX8795A. When the junction temperature exceeds +160°C, a thermal sensor immediately activates the fault protection, which shuts down all outputs except the reference, allowing the device to cool down. Once the device cools down by approximately 15°C, cycle the input voltage (below the UVLO falling threshold) to clear the fault latch and reactivate the device.

The thermal-overload protection protects the controller in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction temperature rating of +150°C.

## **Design Procedure**

#### Main Step-Up Regulator

#### Inductor Selection

The minimum inductance value, peak current rating, and series resistance are factors to consider when selecting the inductor. These factors influence the converter's efficiency, maximum output load capability, transient-response time, and output voltage ripple. Size and cost are also important factors to consider.

The maximum output current, input voltage, output voltage, and switching frequency determine the inductor value. Very high inductance values minimize the current ripple, and therefore, reduce the peak current, which decreases core losses in the inductor and conduction losses in the entire power path. However, large inductor values also require more energy storage and more turns of wire, which increase size and can increase conduction losses in the inductor. Low inductance values decrease the size, but increase the current ripple and peak current. Finding the best inductor involves choosing the best compromise between circuit efficiency, inductor size, and cost.

The equations used here include a constant LIR, which is the ratio of the inductor peak-to-peak ripple current to the

average DC inductor current at the full load current. The best trade-off between inductor size and circuit efficiency for step-up regulators generally has an LIR between 0.3 and 0.6. However, depending on the AC characteristics of the inductor core material and ratio of inductor resistance to other power-path resistances, the best LIR can shift up or down. If the inductor resistance is relatively high, more ripple can be accepted to reduce the number of turns required and increase the wire diameter. If the inductor resistance is relatively low, increasing inductance to lower the peak current can decrease losses throughout the power path. If extremely thin high-resistance inductors are used, as is common for LCD-panel applications, the best LIR can increase to between 0.5 and 1.0.

Once a physical inductor is chosen, higher and lower values of the inductor should be evaluated for efficiencv improvements in typical operating regions.

Calculate the approximate inductor value using the typical input voltage (VIN), the maximum output current (IMAIN(MAX)), the expected efficiency ( $\eta_{TYP}$ ) taken from an appropriate curve in the Typical Operating Characteristics section, and an estimate of LIR based on the above discussion:

$$L = \left(\frac{V_{IN}}{V_{MAIN}}\right)^{2} \left(\frac{V_{MAIN} - V_{IN}}{I_{MAIN}(MAX) \times f_{OSC}}\right) \left(\frac{\eta_{TYP}}{LIR}\right)$$

Choose an available inductor value from an appropriate inductor family. Calculate the maximum DC input current at the minimum input voltage (VIN(MIN)) using conservation of energy and the expected efficiency at that operating point ( $\eta_{MIN}$ ) taken from the appropriate curve in the Typical Operating Characteristics:

$$I_{\text{IN}(\text{DC},\text{MAX})} = \frac{I_{\text{MAIN}(\text{MAX})} \times V_{\text{MAIN}}}{V_{\text{IN}(\text{MIN})} \times \eta_{\text{MIN}}}$$

Calculate the ripple current at that operating point and the peak current required for the inductor:

$$I_{\text{RIPPLE}} = \frac{V_{\text{IN}(\text{MIN})} \times (V_{\text{MAIN}} - V_{\text{IN}(\text{MIN})})}{L \times V_{\text{MAIN}} \times f_{\text{OSC}}}$$
$$I_{\text{PEAK}} = I_{\text{IN}(\text{DC},\text{MAX})} + \frac{I_{\text{RIPPLE}}}{2}$$

The inductor's saturation current rating and the MAX8795A's LX current limit (ILIM) should exceed IPEAK, and the inductor's DC current rating should exceed IN(DC MAX). For good efficiency, choose an inductor with less than  $0.1\Omega$  series resistance.

Considering the typical operating circuit, the maximum load current (IMAIN(MAX)) is 500mA with a 14V output and

**MAX8795A** 



a typical input voltage of 5V. Choosing an LIR of 0.5 and estimating efficiency of 85% at this operating point:

$$L = \left(\frac{5V}{14V}\right)^{2} \left(\frac{14V - 5V}{0.5A \times 1.2 \text{ MHz}}\right) \left(\frac{0.85}{0.5}\right) \approx 3.3 \mu \text{H}$$

Using the circuit's minimum input voltage (4.5V) and estimating efficiency of 80% at that operating point:

$$I_{\text{IN(DC,MAX)}} = \frac{0.5A \times 14V}{4.5V \times 0.8} \approx 1.94A$$

The ripple current and the peak current are:

$$I_{\text{RIPPLE}} = \frac{4.5V \times (14V - 4.5V)}{3.3\mu \text{H} \times 14V \times 1.2 \text{MHz}} \approx 0.77\text{A}$$
$$I_{\text{PEAK}} = 1.94\text{A} + \frac{0.77\text{A}}{2} \approx 2.33\text{A}$$

#### **Output-Capacitor Selection**

The total output voltage ripple has two components: the capacitive ripple caused by the charging and discharging of the output capacitance, and the ohmic ripple due to the capacitor's equivalent series resistance (ESR):

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)}$$

$$V_{\text{RIPPLE}(C)} \approx \frac{I_{\text{MAIN}}}{C_{\text{OUT}}} \left( \frac{V_{\text{MAIN}} - V_{\text{IN}}}{V_{\text{MAIN}} f_{\text{OSC}}} \right)$$

and:

 $V_{RIPPLE(ESR)} \approx I_{PEAK}R_{ESR(COUT)}$ 

where IRIPPLE is the RIPPLE inductor current (see the *Inductor Selection* section). For ceramic capacitors, the output voltage ripple is typically dominated by  $V_{RIPPLE(C)}$ . The voltage rating and temperature characteristics of the output capacitor must also be considered.

#### Input-Capacitor Selection

The input capacitor (C<sub>IN</sub>) reduces the current peaks drawn from the input supply and reduces noise injection into the IC. A 22 $\mu$ F ceramic capacitor is used in the typical applications circuit (Figure 1) because of the high source impedance seen in typical lab setups. Actual applications usually have much lower source impedance since the step-up regulator often runs directly from the output of another regulated supply. Typically, C<sub>IN</sub> can be reduced below the values used in the typical applications circuit. Ensure a low-noise supply at IN by using adequate C<sub>IN</sub>. Alternately, greater voltage variation can

be tolerated on  $C_{\rm IN}$  if IN is decoupled from  $C_{\rm IN}$  using an RC lowpass filter (see R10 and C13 in Figure 1).

#### **Rectifier Diode**

The MAX8795A's high switching frequency demands a high-speed rectifier. Schottky diodes are recommended for most applications because of their fast recovery time and low forward voltage. In general, a 2A Schottky diode complements the internal MOSFET well.

#### **Output-Voltage Selection**

The output voltage of the main step-up regulator can be adjusted by connecting a resistive voltage-divider from the output (V<sub>MAIN</sub>) to AGND with the center tap connected to FB (see Figure 1). Select R2 in the 10k $\Omega$  to 50k $\Omega$  range. Calculate R1 with the following equation:

$$R1 = R2 \times \left(\frac{V_{MAIN}}{V_{FB}} - 1\right)$$

where  $V_{FB},$  the step-up regulator's feedback set point, is 1.233V. Place R1 and R2 close to the IC.

#### Loop Compensation

Choose  $R_{COMP}$  to set the high-frequency integrator gain for fast transient response. Choose  $C_{COMP}$  to set the integrator zero to maintain loop stability.

For low-ESR output capacitors, use the following equations to obtain stable performance and good transient response:

$$R_{COMP} \approx \frac{253 \times V_{IN} \times V_{OUT} \times C_{OUT}}{L \times I_{MAIN(MAX)}}$$
$$C_{COMP} \approx \frac{V_{OUT} \times C_{OUT}}{10 \times I_{MAIN(MAX)} \times R_{COMP}}$$

To further optimize transient response, vary RCOMP in 20% steps and CCOMP in 50% steps while observing transient-response waveforms.

#### **Charge Pumps**

#### Selecting the Number of Charge-Pump Stages

For highest efficiency, always choose the lowest number of charge-pump stages that meet the output requirement. Figures 8 and 9 show the positive and negative charge-pump output voltages for a given V<sub>MAIN</sub> for one-, two-, and three-stage charge pumps.

The number of positive charge-pump stages is given by:

$$n_{POS} = \frac{V_{GON} + V_{DROPOUT} - V_{MAIN}}{V_{MAIN} - 2 \times V_D}$$

where npos is the number of positive charge-pump stages,  $V_{GON}$  is the gate-on linear-regulator REG P output,  $V_{MAIN}$  is the main step-up regulator output,  $V_D$  is



Figure 8. Positive Charge-Pump Output Voltage vs. VMAIN



Figure 9. Negative Charge-Pump Output Voltage vs. VMAIN

the forward-voltage drop of the charge-pump diode, and  $V_{DROPOUT}$  is the dropout margin for the linear regulator. Use  $V_{DROPOUT} = 0.3V$ .

The number of negative charge-pump stages is given by:

$$n_{NEG} = \frac{-V_{GOFF} + V_{DROPOUT}}{V_{MAIN} - 2 \times V_{D}}$$

where nNEG is the number of negative charge-pump stages, V<sub>GOFF</sub> is the gate-off linear-regulator REG N output, V<sub>MAIN</sub> is the main step-up regulator output, V<sub>D</sub> is the forward-voltage drop of the charge-pump diode, and V<sub>DROPOUT</sub> is the dropout margin for the linear regulator. Use V<sub>DROPOUT</sub> = 0.3V.

The above equations are derived based on the assumption that the first stage of the positive charge pump is connected to  $V_{MAIN}$  and the first stage of the negative charge pump is connected to ground. Sometimes fractional stages are more desirable for better efficiency. This can be done by connecting the first stage to  $V_{IN}$  or another available supply. If the first charge-pump stage is powered from  $V_{IN}$ , the above equations become:

$$n_{POS} = \frac{V_{GON} + V_{DROPOUT} + V_{IN}}{V_{MAIN} - 2 \times V_D}$$
$$n_{NEG} = \frac{-V_{GOFF} + V_{DROPOUT} + V_{IN}}{V_{MAIN} - 2 \times V_D}$$

#### Flying Capacitors

Increasing the flying-capacitor (Cx) value lowers the effective source impedance and increases the outputcurrent capability. Increasing the capacitance indefinitely has a negligible effect on output-current capability because the internal switch resistance and the diode impedance place a lower limit on the source impedance. A  $0.1\mu$ F ceramic capacitor works well in most low-current applications. The flying capacitor's voltage rating must exceed the following:

#### $V_{CX} > n \times V_{MAIN}$

where n is the stage number in which the flying capacitor appears, and  $V_{MAIN}$  is the output voltage of the main step-up regulator.

#### Charge-Pump Output Capacitor

Increasing the output capacitance or decreasing the ESR reduces the output ripple voltage and the peak-topeak transient voltage. With ceramic capacitors, the output voltage ripple is dominated by the capacitance value. Use the following equation to approximate the required capacitor value:

$$C_{OUT_CP} \ge \frac{I_{LOAD_CP}}{2f_{OSC} V_{RIPPLE_CP}}$$

where  $C_{OUT_CP}$  is the output capacitor of the charge pump,  $I_{LOAD_CP}$  is the load current of the charge pump, and  $V_{RIPPLE_CP}$  is the peak-to-peak value of the output ripple.

#### **Charge-Pump Rectifier Diodes**

Use low-cost silicon switching diodes with a current rating equal to or greater than two times the average charge-pump input current. If it helps avoid an extra stage, some or all of the diodes can be replaced with Schottky diodes with an equivalent current rating.

#### **Linear-Regulator Controllers**

#### **Output-Voltage Selection**

Adjust the gate-on linear-regulator (REG P) output voltage by connecting a resistive voltage-divider from the REG P output to AGND with the center tap connected to FBP (Figure 1). Select the lower resistor of the divider R5 in the range of  $10k\Omega$  to  $30k\Omega$ . Calculate the upper resistor R4 with the following equation:

$$R4 = R5 \times \left(\frac{V_{GON}}{V_{FBP}} - 1\right)$$

where  $V_{FBP} = 1.25V$  (typ).

Adjust the gate-off linear-regulator REG N output voltage by connecting a resistive voltage-divider from V<sub>GOFF</sub> to REF with the center tap connected to FBN (Figure 1). Select R8 in the  $20k\Omega$  to  $50k\Omega$  range. Calculate R7 with the following equation:

$$R7 = R8 \times \frac{V_{FBN} - V_{GOFF}}{V_{REF} - V_{FBN}}$$

where V<sub>FBN</sub> = 250mV, V<sub>REF</sub> = 1.25V. Note that REF can only source up to 50 $\mu$ A; using a resistor less than 20k $\Omega$ for R8 results in higher bias current than REF can supply.

#### **Pass-Transistor Selection**

The pass transistor must meet specifications for current gain ( $h_{FE}$ ), input capacitance, collector-emitter saturation

voltage, and power dissipation. The transistor's current gain limits the guaranteed maximum output current to:

$$I_{LOAD(MAX)} = \left(I_{DRV} - \frac{V_{BE}}{R_{BE}}\right) \times h_{FE(MIN)}$$

where IDRV is the minimum guaranteed base-drive current, VBE is the transistor's base-to-emitter forward voltage drop, and RBE is the pullup resistor connected between the transistor's base and emitter. Furthermore, the transistor's current gain increases the linear regulator's DC loop gain (see the *Stability Requirements* section), so excessive gain destabilizes the output. Therefore, transistors with current gain over 100 at the maximum output current can be difficult to stabilize and are not recommended unless the high gain is needed to meet the load-current requirements.

The transistor's saturation voltage at the maximum output current determines the minimum input-to-output voltage differential that the linear regulator can support. Also, the package's power dissipation limits the usable maximum input-to-output voltage differential. The maximum power-dissipation capability of the transistor's package and mounting must exceed the actual power dissipated in the device. The power dissipated equals the maximum load current (ILOAD(MAX)\_LR) multiplied by the maximum input-to-output voltage differential:

$$P = I_{LOAD(MAX)} = R \times (V_{IN(MAX)} = R - V_{OUT} = R)$$

where  $V_{IN(MAX)_LR}$  is the maximum input voltage of the linear regulator, and  $V_{OUT_LR}$  is the output voltage of the linear regulator.

#### Stability Requirements

The MAX8795A linear-regulator controllers use an internal transconductance amplifier to drive an external pass transistor. The transconductance amplifier, the pass transistor, the base-emitter resistor, and the output capacitor determine the loop stability. The following applies to both linear-regulator controllers in the MAX8795A.

The transconductance amplifier regulates the output voltage by controlling the pass transistor's base current. The total DC loop gain is approximately:

$$A_{V\_LR} \cong \left(\frac{10}{V_T}\right) \times \left[1 + \left(\frac{I_{BIAS} \times h_{FE}}{I_{LOAD\_LR}}\right)\right] \times V_{REF}$$

where V<sub>T</sub> is 26mV at room temperature, and I<sub>BIAS</sub> is the current through the base-to-emitter resistor (R<sub>BE</sub>). For the MAX8795A, the bias currents for both the gate-on

and gate-off linear-regulator controllers are 0.1mA. Therefore, the base-to-emitter resistor for both linear regulators should be chosen to set 0.1mA bias current:

$$R_{BE} = \frac{V_{BE}}{0.1 \text{mA}} = \frac{0.7 \text{V}}{0.1 \text{mA}} \approx 6.8 \text{k}\Omega$$

The output capacitor and the load resistance create the dominant pole in the system. However, the internal amplifier delay, pass transistor's input capacitance, and the stray capacitance at the feedback node create additional poles in the system, and the output capacitor's ESR generates a zero. For proper operation, use the following equations to verify the linear regulator is properly compensated:

1) First, determine the dominant pole set by the linear regulator's output capacitor and the load resistor:

$$f_{POLE\_LR} = \frac{I_{LOAD(MAX)\_LR}}{2\pi \times C_{OUT\_LR} \times V_{OUT\_LR}}$$

The unity-gain crossover of the linear regulator is:

$$f_{CROSSOVER} = Av_{LR} \times f_{POLE_{LR}}$$

2) The pole created by the internal amplifier delay is approximately 1MHz:

 Next, calculate the pole set by the transistor's input capacitance, the transistor's input resistance, and the base-to-emitter pullup resistor:

$$f_{POLE_IN} = \frac{1}{2\pi \times C_{IN} \times (R_{BE} \parallel R_{IN})}$$

where :

$$C_{IN} = \frac{g_m}{2\pi f_T}, \ R_{IN} = \frac{h_{FE}}{g_m}$$

 $g_m$  is the transconductance of the pass transistor, and  $f_T$  is the transition frequency. Both parameters can be found in the transistor's data sheet. Because RBE is much greater than RIN, the above equation can be simplified:

$$f_{POLE_IN} = \frac{1}{2\pi \times C_{IN} \times R_{IN}}$$

Substituting for CIN and RIN yields:

$$f_{POLE_IN} = \frac{f_T}{h_{FE}}$$

 Next, calculate the pole set by the linear regulator's feedback resistance and the capacitance between FB\_ and AGND (including stray capacitance):

$$f_{POLE_FB} = \frac{1}{2\pi \times C_{FB} \times (R_{UPPER} \parallel R_{LOWER})}$$

where CFB is the capacitance between FB\_ and AGND,  $R_{UPPER}$  is the upper resistor of the linear regulator's feedback divider, and  $R_{LOWER}$  is the lower resistor of the divider.

5) Next, calculate the zero caused by the output capacitor's ESR:

$$f_{POLE\_ESR} = \frac{1}{2\pi \times C_{OUT LR} \times R_{ESR}}$$

where RESR is the equivalent series resistance of COUT\_LR.

To ensure stability, choose C<sub>OUT\_LR</sub> large enough so the crossover occurs well before the poles and zero calculated in steps 2 to 5. The poles in steps 3 and 4 generally occur at several megahertz, and using ceramic capacitors ensures the ESR zero occurs at several megahertz as well. Placing the crossover below 500kHz is sufficient to avoid the amplifier-delay pole and generally works well, unless unusual component choices or extra capacitances move one of the other poles or the zero below 1MHz.

## **Applications Information**

#### **Power Dissipation**

An IC's maximum power dissipation depends on the thermal resistance from the die to the ambient environment and the ambient temperature. The thermal resistance depends on the IC package, PCB copper area, other thermal mass, and airflow.

The MAX8795A, with its exposed backside paddle soldered to 1in<sup>2</sup> of PCB copper and a large internal ground plane layer, can dissipate approximately 2.76W into +70°C still air. More PCB copper, cooler ambient air, and more airflow increase the possible dissipation, while less copper or warmer air decreases the IC's dissipation capability. The major components of power dissipation are the power dissipated in the step-up regulator and the power dissipated by the operational amplifiers.

#### Step-Up Regulator

The largest portions of power dissipation in the step-up regulator are the internal MOSFET, the inductor, and the output diode. If the step-up regulator has 90% efficiency, approximately 3% to 5% of the power is lost in the internal MOSFET, approximately 3% to 4% in the inductor, and approximately 1% in the output diode. The remaining 1% to 3% is distributed among the input and output capacitors and the PCB traces. If the input power is about 5W, the power lost in the internal MOSFET is approximately 150mW to 250mW.

#### **Operational Amplifier**

The power dissipated in the operational amplifiers depends on their output current, the output voltage, and the supply voltage:

$$\label{eq:pdsource} \begin{split} \mathsf{PD}_{\mathsf{SOURCE}} &= \mathsf{I}_{\mathsf{OUT}}(\mathsf{SOURCE}) \times (\mathsf{VSUP} - \mathsf{VOUT}) \\ \mathsf{PD}_{\mathsf{SINK}} &= \mathsf{I}_{\mathsf{OUT}}(\mathsf{SINK}) \times \mathsf{VOUT}_{} \end{split}$$

where I<sub>OUT\_(SOURCE)</sub> is the output current sourced by the operational amplifier, and I<sub>OUT\_(SINK)</sub> is the output current that the operational amplifier sinks.

In a typical case where the supply voltage is 13V and the output voltage is 6V with an output source current of 30mA, the power dissipated is 180mW.

#### **PCB** Layout and Grounding

Careful PCB layout is important for proper operation. Use the following guidelines for good PCB layout:

Minimize the area of high-current loops by placing • the inductor, the output diode, and the output capacitors near the input capacitors and near the LX and PGND pins. The high-current input loop goes from the positive terminal of the input capacitor to the inductor, to the IC's LX pin, out of PGND, and to the input capacitor's negative terminal. The highcurrent output loop is from the positive terminal of the input capacitor to the inductor, to the output diode (D1), and to the positive terminal of the output capacitors, reconnecting between the output capacitor and input capacitor ground terminals. Connect these loop components with short, wide connections. Avoid using vias in the high-current paths. If vias are unavoidable, use many vias in parallel to reduce resistance and inductance.

- Create a power-ground island (PGND) consisting of the input and output capacitor grounds. PGND pin. and any charge-pump components. Connect all of these together with short, wide traces or a small ground plane. Maximizing the width of the powerground traces improves efficiency and reduces output voltage ripple and noise spikes. Create an analog ground plane (AGND) consisting of the AGND pin, all the feedback-divider ground connections, the operational-amplifier divider ground connections, the COMP and DEL capacitor ground connections, and the device's exposed backside paddle. Connect the AGND and PGND islands by connecting the PGND pin directly to the exposed backside paddle. Make no other connections between these separate ground planes.
- Place all feedback voltage-divider resistors within 5mm of their respective feedback pins. The divider's center trace should be kept short. Placing the resistors far away causes their FB traces to become antennas that can pick up switching noise. Take care to avoid running any feedback trace near LX or the switching nodes in the charge pumps, or provide a ground shield.
- Place the IN pin and REF pin bypass capacitors as close as possible to the device. The ground connection of the IN bypass capacitor should be connected directly to the AGND pin with a wide trace.
- Minimize the length and maximize the width of the traces between the output capacitors and the load for best transient responses.
- Minimize the size of the LX node while keeping it wide and short. Keep the LX node away from feed-back nodes (FB, FBP, and FBN) and analog ground. Use DC traces to shield if necessary.

Refer to the MAX8795A evaluation kit for an example of proper PCB layout.

**Chip Information** 

TRANSISTOR COUNT: 6595 PROCESS: BICMOS

Pin Configurations



**MAX8795A** 

## \_Package Information

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
32 TQFN	T3255+3	<u>21-0140</u>	<u>90-0025</u>
32 LQFP	C32+2	<u>21-0054</u>	<u>90-0111</u>



## Package Information (continued)

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

		CE	IMMON DIMENSION	S						EX	POSED	PAD \	/ARIAT	IONS	
PKG.	16L 5×5	20L 5×5	28L 5×5	32L 5	×5	40L	5~5		PKG.		D2			E2	
SYMBOL									CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
A	0.70 0.75 0.80	0.70 0.75 0.0	30 0.70 0.75 0.80	0.70 0.75	0.80	0 70 0 75	5 0.80		T1655-2	3.00	3.10	3.20	3.00	3.10	3.20
A1	0 0.02 0.05						0.05		T1655-3	3.00	3.10	3.20	3.00	3.10	3.20
A2	0.20 REF.	0.20 REF.	0.20 REF.	0.20 RE		0.20 R			T1655-4	2.19	2.29	2.39	2.19	2.29	2.39
k k			35 0.20 0.25 0.30						T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20
<u>р</u>			10 4.90 5.00 5.10						T2055-3	3.00	3.10	3.20	3.00	3.10	3.20
E			10 4.90 5.00 5.10				-		T2055M-3	3.00	3.10	3.20	3.00	3.10	3.20
e	0.80 BSC.	0.65 BSC.		0.50 BS		0.40 E	-		T2055-4	3.00	3.10	3.20	3.00	3.10	3.20
k	0.25	0.25	- 0.25	0.25 -	- (	0.25 -	-		T2055-5	3.15	3.25	3.35	3.15	3.25	3.35
L			5 0.45 0.55 0.65				0.50		T2055MN-5	3.15	3.25	3.35	3.15	3.25	3.35
N	16	20	28	32		40	-		T2855-3	3.15	3.25	3.35	3.15	3.25	3.35
ND	4	5	7	8		10			T2855-4	2.60	2.70	2.80	2.60	2.70	2.80
NE	4	5	7	8		10			T2855-5	2.60	2.70	2.80	2.60	2.70	2.80
JEDEC	WHHB	WHHC	WHHD-1	WHHD-2	2		-		T2855M-5	2.60	2.70	2.80	2.60	2.70	2.80
									T2855-6	3.15	3.25	3.35	3.15	3.25	3.35
									T2855-7	2.60	2.70	2.80	2.60	2.70	2.80
NDTES:									T2855-8	3.15	3.25	3.35	3.15	3.25	3.35
1. DIM	MENSIONING & 1	<b>IDLERANCING</b>	CONFORM TO AS	ME Y14.5M-	1994.				T2855MK-8	3.15	3.25	3.35	3.15	3.25	3.35
			METERS, ANGLES	ARE IN D	EGREE	.S.			T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35
^	IS THE TOTAL								T3255-3	3.00	3.10	3.20	3.00	3.10	3.20
			AND TERMINAL N					_	T3255-4	3.00	3.10	3.20	3.00	3.10	3.20
CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE									T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20
	OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1					D. THE	T3255-5	3.00	3.10	3.20	3.00	3.10	3.20		
DP				IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.					13233-3			0.00	3.00	3.10	3.20
DP' IDE	ENTIFIER MAY I	BE EITHER A				URED BE	TWEEN		T3255M-5	3.00	3.10	3.20	0.00		
□P IDE ∕S. DIM	ENTIFIER MAY I MENSION 6 APP	BE EITHER A LIES TO MET	ALLIZED TERMIN			URED BE	TWEE			3.00 3.00	3.10 3.10	3.20	3.00	3.10	3.20
DP IDE S. DIN 0.2	ENTIFIER MAY I MENSION 6 APP 15 mm AND 0.30	BE EITHER A LIES TO MET mm FROM TE	ALLIZED TERMIN	AL AND IS	MEASI			١	T3255M-5					3.10 3.50	3.60
DP IDE 5. DIN 0.2 6. ND	ENTIFIER MAY I MENSION & APP 5 mm AND 0.30 AND NE REFER	BE EITHER A LIES TO MET mm FROM TE R TO THE NU	ALLIZED TERMIN RMINAL TIP.	AL AND IS IALS ON EA	MEASI			١	T3255M-5 T3255N-1	3.00	3.10	3.20	3.00		3.60
DP IDE DIN 0.2 6. ND 7. DE	ENTIFIER MAY I MENSION & APP 5 mm AND 0.30 AND NE REFER POPULATION IS	BE EITHER A LIES TO MET mm FROM TE R TO THE NU POSSIBLE IN	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN	AL AND IS IALS ON EA L FASHION.	MEASU CH D	AND E	SIDE F	N RESPECTIVELY.	T3255M-5 T3255N-1 T4055-1	3.00 3.40	3.10 3.50	3.20 3.60	3.00 3.40	3.50	3.60 3.60
0P IDE 0.2 6. ND 7. DE 9. DR	ENTIFIER MAY I MENSION & APP 5 mm AND 0.30 AND NE REFEF POPULATION IS PLANARITY APP AWING CONFORM	BE EITHER A LIES TO MET mm FROM TE R TO THE NU POSSIBLE IN PLIES TO THE MS TO JEDEC	ALLIZED TERMIN RMINAL TIP. MBER OF TERMIN N A SYMMETRICA E EXPOSED HEAT MD220, EXCEPT	AL AND IS IALS ON EA L FASHION. SINK SLUC	MEASI CH D 5 AS 1	AND E WELL AS	SIDE F S THE	N RESPECTIVELY.	T3255M-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40	3.10 3.50 3.50	3.20 3.60 3.60	3.00 3.40 3.40	3.50 3.50	3.60 3.60 3.60
0P IDE 0.2 6. ND 7. DE 8. CO 9. DR 72	ENTIFIER MAY I MENSIDN 6 APP 15 mm AND 0.30 AND NE REFER POPULATION IS PLANARITY APP AWING CONFORM 855-3, T2855-	BE EITHER A LIES TO MET MM FROM TE R TO THE NU POSSIBLE IN PLIES TO THE MS TO JEDEC 6, T4055-1 4	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN N A SYMMETRICA EXPOSED HEAT MD220, EXCEPT ND T4055-2.	AL AND IS IALS ON EA L FASHION. SINK SLUC	MEASI CH D 5 AS 1	AND E WELL AS	SIDE F S THE	N RESPECTIVELY.	T3255M-5 T3255N-1 T4055-1 T4055-2 T4055N-1	3.00 3.40 3.40 3.40	3.10 3.50 3.50 3.50	3.20 3.60 3.60 3.60	3.00 3.40 3.40 3.40	3.50 3.50 3.50	3.60 3.60 3.60
DP IDE 0.2 6. ND 7. DE 9. DR 7. DE 9. DR	ENTIFIER MAY I MENSION 6 APP 5 mm AND 0.30 AND NE REFEF POPULATION IS PLANARITY APP AWING CONFORN 855-3, T2855- MRPAGE SHALL	BE EITHER A LIES TO MET MM FROM TE R TO THE NU POSSIBLE IN PLIES TO THE MS TO JEDEC 6, T4055-1 4 NOT EXCEED	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN N A SYMMETRICA E EXPOSED HEAT MD220, EXCEPT ND T4055-2. 0.10 mm.	AL AND IS IALS ON EA L FASHION. SINK SLUC EXPOSED F	MEASI CH D 5 AS ' PAD D	AND E WELL AS	SIDE F S THE	N RESPECTIVELY.	T3255M-5 T3255N-1 T4055-1 T4055-2 T4055N-1 T4055MN-1	3.00 3.40 3.40 3.40 3.40	3.10 3.50 3.50 3.50 3.50	3.20 3.60 3.60 3.60 3.60	3.00 3.40 3.40 3.40 3.40 3.40	3.50 3.50 3.50 3.50	3.60 3.60 3.60 3.60
DP IDE DIM 0.2 6. ND 7. DE 8. CO 9. DR T22 WA MAI	ENTIFIER MAY I MENSION 6 APP 5 mm AND 0.30 AND NE REFEF POPULATION IS PLANARITY APP AWING CONFORN 855-3, T2855- MRPAGE SHALL RKING IS FOR	BE EITHER A LIES TO MET mm FROM TE POSSIBLE IN PLIES TO JEDEC 6, T4055-1 A NOT EXCEED PACKAGE ORI	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN N A SYMMETRICA EXPOSED HEAT MD220, EXCEPT ND T4055-2. 0.10 mm. ENTATION REFER	AL AND IS IALS ON EA L FASHION, SINK SLUC EXPOSED F	MEASI CH D 5 AS ' PAD D	AND E WELL AS	SIDE F S THE	N RESPECTIVELY.	T3255M-5 T3255N-1 T4055-1 T4055-2 T4055N-1 T4055MN-1	3.00 3.40 3.40 3.40 3.40	3.10 3.50 3.50 3.50 3.50	3.20 3.60 3.60 3.60 3.60	3.00 3.40 3.40 3.40 3.40 3.40	3.50 3.50 3.50 3.50	3.60 3.60 3.60 3.60
DP IDE 0.2 6. ND 7. DE 8. CO 9. DR T2: 12. NU	ENTIFIER MAY I MENSIDN 6 APP 5 mm AND 0.30 AND NE REFEF PDPULATION IS PLANARITY APP AWING CONFORM 855-3, T2855- IRPAGE SHALL IRPAGE SHALL MBER OF LEADS	BE EITHER A LIES TO MET MM FROM TE R TO THE NU POSSIBLE IN VLIES TO THE MS TO JEDEC 6, T4055-1 A NOT EXCEED PACKAGE ORI S SHOWN ARE	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN N A SYMMETRICA EXPOSED HEAT MD220, EXCEPT ND T4055-2. 0.10 mm. ENTATION REFER F FOR REFERENC	AL AND IS IALS ON EA L FASHION. SINK SLUC EXPOSED F ENCE ONLY.	MEASI CH D 5 AS ' PAD D	AND E WELL AS DIMENSIO	SIDE F S THE N FOR	N RESPECTIVELY, TERMINALS.	T3255M-5 T3255N-1 T4055-1 T4055-2 T4055N-1 T4055MN-1	3.00 3.40 3.40 3.40 3.40	3.10 3.50 3.50 3.50 3.50	3.20 3.60 3.60 3.60 3.60	3.00 3.40 3.40 3.40	3.50 3.50 3.50 3.50	3.20 3.60 3.60 3.60 3.60
DP IDE 0.2 6. ND 7. DE 3. CO 9. DR 12. NU 12. NU 13. LE	ENTIFIER MAY I MENSIDN 6 APP 5 m AND 0.30 AND NE REFEF PDPULATION IS PLANARITY APP AWING CONFORM 855-3, T2855- IRPAGE SHALL RKING IS FOR MBER OF LEADS AD CENTERLINE	BE EITHER A LIES TO MET MM FROM TE R TO THE NU POSSIBLE IN PLIES TO THE MS TO JEDEC 6, T4055-1 A NOT EXCED PACKAGE ORI S SHOWN ARE S TO BE AT	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN N A SYMMETRICA EXPOSED HEAT MD220, EXCEPT ND T4055-2. 0.10 mm. ENTATION REFER FOR REFERENC TRUE POSITION	AL AND IS IALS ON EA L FASHION. SINK SLUC EXPOSED F ENCE ONLY E ONLY. AS DEFINE	MEASI CH D 5 AS <sup>Y</sup> PAD D D BY	AND E WELL AS DIMENSIO BASIC I	SIDE F S THE N FOR	N RESPECTIVELY, TERMINALS.	T3255M-5 T3255N-1 T4055-1 T4055-2 T4055N-1 T4055N-1 T4055MN-1	3.00 3.40 3.40 3.40 3.40	3.10 3.50 3.50 3.50 3.50	3.20 3.60 3.60 3.60 3.60	3.00 3.40 3.40 3.40 3.40	3.50 3.50 3.50 3.50	3.60 3.60 3.60 3.60
DP IDE 0.2 6. ND 7. DE 3. CO 9. DR 12. NU 12. NU 13. LE	ENTIFIER MAY I MENSIDN 6 APP 5 m AND 0.30 AND NE REFEF PDPULATION IS PLANARITY APP AWING CONFORM 855-3, T2855- IRPAGE SHALL RKING IS FOR MBER OF LEADS AD CENTERLINE	BE EITHER A LIES TO MET MM FROM TE R TO THE NU POSSIBLE IN PLIES TO THE MS TO JEDEC 6, T4055-1 A NOT EXCED PACKAGE ORI S SHOWN ARE S TO BE AT	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN N A SYMMETRICA EXPOSED HEAT MD220, EXCEPT ND T4055-2. 0.10 mm. ENTATION REFER F FOR REFERENC	AL AND IS IALS ON EA L FASHION. SINK SLUC EXPOSED F ENCE ONLY E ONLY. AS DEFINE	MEASI CH D 5 AS <sup>Y</sup> PAD D D BY	AND E WELL AS DIMENSIO BASIC I	SIDE F S THE N FOR	N RESPECTIVELY, TERMINALS.	T3255M-5 T3255N-1 T4055-1 T4055-2 T4055N-1 T4055MN-1	3.00 3.40 3.40 3.40 3.40	3.10 3.50 3.50 3.50 3.50	3.20 3.60 3.60 3.60 3.60	3.00 3.40 3.40 3.40 3.40 3.40	3.50 3.50 3.50 3.50	3.60 3.60 3.60 3.60
DP IDE 0.2 6. ND 7. DE 3. CO 9. DR 12. NU 12. NU 13. LE	ENTIFIER MAY I MENSIDN 6 APP 5 m AND 0.30 AND NE REFEF PDPULATION IS PLANARITY APP AWING CONFORM 855-3, T2855- IRPAGE SHALL RKING IS FOR MBER OF LEADS AD CENTERLINE	BE EITHER A LIES TO MET MM FROM TE R TO THE NU POSSIBLE IN PLIES TO THE MS TO JEDEC 6, T4055-1 A NOT EXCED PACKAGE ORI S SHOWN ARE S TO BE AT	ALLIZED TERMIN RMINAL TIP. MBER DF TERMIN N A SYMMETRICA EXPOSED HEAT MD220, EXCEPT ND T4055-2. 0.10 mm. ENTATION REFER FOR REFERENC TRUE POSITION	AL AND IS IALS ON EA L FASHION. SINK SLUC EXPOSED F ENCE ONLY E ONLY. AS DEFINE	MEASI CH D 5 AS <sup>Y</sup> PAD D D BY	AND E WELL AS DIMENSIO BASIC I	SIDE F S THE N FOR	N RESPECTIVELY, TERMINALS.	T3255M-5 T3255N-1 T4055-1 T4055-2 T4055N-1 T4055N-1 T4055MN-1	3.00 3.40 3.40 3.40 3.40	3.10 3.50 3.50 3.50 3.50	3.20 3.60 3.60 3.60 3.60	3.00 3.40 3.40 3.40 3.40 3.40	3.50 3.50 3.50 3.50	3.60 3.60 3.60 3.60

## Package Information (continued)

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



## Package Information (continued)

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

#### NDTES

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
- 2. DATUM PLANE ----- IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
- 3. DIMENSIONS DI AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.25 MM ON DI AND E1 DIMENSIONS.
- 4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. ALL DIMENSIONS ARE IN MILLIMETERS.
- 7. THIS DUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION MS-026.
- 8. LEADS SHALL BE COPLANAR WITHIN .004 INCH.
- A MARKING SHOWN IS FOR PACKAGE DRIENTATION REFERENCE ONLY.
- 10. NUMBER OF LEADS ARE SHOWN FOR REFERENCE ONLY.
- 11. ALL DIMENSIONS APPLY TO BOTH LEADED (-> AND PbFREE (+> PKG. CODES.

JEDEC VARIATION							
	BB	A	B	BC			
	MIN.	MAX.	MIN.	MAX.			
A		1.60		1.60			
A1	0.05	0.15	0.05	0.15			
A2	1.35	1.45	1.35	1.45			
D	8.90	9.10	8.90	9.10			
D1	6.90	7.10	6.90	7.10			
E	8.90	9.10	8.90	9.10			
E1	6.90	7.10	6.90	7.10			
e	0.8	BSC.	0.5 BSC.				
L	0.45	0.75	0.45	0.75			
ю	0.30	0.45	0.17	0.27			
b1	0.30	0.40	0.17	0.23			
с	0.09	0.20	0.09	0.20			
c1	0.09	0.16	0.09	0.16			
N	3	2	4	8			
α	0*	7*	0*	7*			
PKG. Codes	C48-a	C32-1; C32-2; C48-1; C48-2; C48-3; C48-5; C48-6					

	DUTLINE, LQFP, 7x7x1.4mm						
APPROVAL	DOCUMENT CONTROL NO. 21-0054	H 22					

-DRAWING NOT TO SCALE-

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/07	Initial release	0
1	6/07	Added LQFP package and G temperature grade versions	1, 2, 6–30
2	12/10	Added TQFN version	1–10, 27–30
3	3/11	Added automotive-qualified part	1
4	6/11	Corrected automotive /V temperature range	1
5	5/12	Added automotive-qualified part	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

31

\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2012 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.

**MAX8795A** 



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331