## **General Description**

The MAX14748 USB battery charger integrates a charger detector, boost/buck converter, and Li+ battery charger with smart power selector to provide fast and safe charging of 2s Li+ battery packs.

The MAX14748 provides support for devices functioning as a UFP/DRP per the USB Type-C 1.1 standard, while also providing detection of legacy USB Battery Charging Specification, Revision 1.2 (BC1.2) compliant chargers in addition to other nonstandard chargers. The programmable Automatic Input Current Limiting (AICL) feature ensures that maximum safe current is drawn from the charging adapter.

The Li+ charger includes an automatic Smart Power Selector™ to simultaneously charge the battery and provide power to the system load. The Smart Power Selector function will supplement the system power with the battery if power from the charging adapter is insufficient. The Li+ charger features JEITA thermal monitoring and charger voltage/current reduction or charger disable.

The MAX14748 is available in a 54-bump, 0.4mm pitch, 3.97mm x 2.77mm x 0.64mm wafer-level package (WLP) and operates over the -40°C to +85°C extended temperature range.

## **Applications**

- Digital Imaging (DSC, DVC)
- Wireless Speakers
- Handheld Barcode Readers

Ordering Information appears at end of data sheet.

### **Benefits and Features**

- Minimize Power Management Footprint Through High Integration
  - 13mΩ (typ) Integrated Battery To System Switch
  - · Thermal Current Limiting
  - · DC-DC Converter with Boost and Reverse Buck
  - · High Efficiency
    - 92% in Boost Mode at 1A Output Current and 7.4V Battery Voltage
    - 94% in Reverse Buck Mode at 500mA Output
  - Internal USB Switch for USB D+/D- Data Lines
- Easy-to-Implement Li+ Battery Charging
  - Charges 2s Li-lon Batteries from Legacy 5V USB Adapters
    - 15W Input Power with 3A Type-C Adapter
    - 7.5W Input Power with DCP Adapter
    - 1A System/Charge Current From DCP Adapter
    - 2A System/Charge Current From 3A Type-C Adapter
  - DRP Mode USB Type-C Specification, Rev 1.1 Compliant
  - UFP Mode USB Type-C Specification, Rev 1.1 Support
  - V<sub>CONN</sub> and Super-Speed Multiplexer Logic Controls
  - · Non-Standard DCP Detection
  - · USB Battery Charging Specification, Rev 1.2 Compliant
- Automatic Input Current Limit (AICL) Power Management
- Support Weak/Dead Batteries Detection
  - · Smart Power Selector
  - Thermistor Monitor
- Various Protection Features
  - · 28V Integrated Overvoltage Protection
  - JEITA Charge Protection
  - ±15kV ESD Protection on USB Adapter Pins

Smart Power Selector is a trademark of Maxim Integrated Products, Inc.



## **Absolute Maximum Ratings**

| Voltages Referenced to GND                                   |
|--|
| CHGIN0.3V to +30V  |
| BST0.3V to +16V  |
| SYS to BAT0.3V to +12V                                       |
| BAT, SYS0.3V to +12V   |
| BYP to CHGIN30V to +0.3V                                     |
| BYP, THM, INT, SYSOK, FLTIN, FSUS,                           |
| LED, SDA, SCL0.3V to 6V                                      |
| COMP, SET0.3V to V <sub>CCINT</sub> + 0.3V                   |
| CC1, CC2, TDN, TDP, CDN, CDP, V <sub>CONN</sub> 0.3V to +6V  |
| CC1, CC2, in fault mode through a 10k resistor0.3V to +20V   |
| CDIR0.3V to +6V  |
| VTPU (VTPU-TPU switch open)0.3V to V <sub>CCINT</sub> + 0.3V |
| TPU (VTPU-TPU switch open)0.3V to 6 or VTPU + 0.3V           |
| VTPU, TPU Maximum Current                                    |
| (VTPU-TPU switch closed)100mA to +100mA                      |
| BVCEN0.3V to V <sub>CCINT</sub> + 0.3V                       |

| SFOUT, V <sub>CCINT</sub> , BREG0.3V to min ((V <sub>CHGIN</sub> LX0.3V to V <sub>S</sub> NVP0.3 | <sub>SYS</sub> + 0.3V |
|--|-----------------------|
| AGND, DGND, PGND, GND0.3   | V to +0.3V            |
| Continuous Current into  |                       |
| CHGIN, SYS   | +6.4A                 |
| BAT  |                       |
| Any Other Terminal   |                       |
| Continuous Power Dissipation   |                       |
| (multilayer board at +70°C): 9 x 6 Array 54-Bump,  |                       |
| 3.97mm x 2.77mm 0.4mm Pitch WLP  |                       |
| (derate 24.46mW/°C)  | 1.957W                |
| Operating Temperature Range40°C  |                       |
| Junction Temperature   |                       |
| Storage Temperature Range65°C  |                       |
| Lead Temperature (soldering, 10s)  |                       |
| Soldering Temperature (reflow)   |                       |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

| PACKAGE TYPE: 54 WLP                   |                                |  |  |  |
|--|--------------------------------|--|--|--|
| Package Code                           | W151G2+1                       |  |  |  |
| Outline Number                         | 21-100122                      |  |  |  |
| Land Pattern Number                    | Refer to Application Note 1891 |  |  |  |
| THERMAL RESISTANC, FOUR-LAYER BOARD    |                                |  |  |  |
| Junction to Ambient (θ <sub>JA</sub> ) | 40.88°C/W                      |  |  |  |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

## **Electrical Characteristics**

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted.}$  Typical values are at  $V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                                | SYMBOL                  | CONDITIONS   | MIN  | TYP  | MAX  | UNITS |
|--|-------------------------|--|------|------|------|-------|
| SUPPLY CURRENT                           |                         |  |      |      |      |       |
| BAT Supply Current                       | I <sub>BAT</sub>        | V <sub>CHGIN</sub> = 0V or Floating, Type-C detection active   |      | 140  |      | μA    |
|  | 5,11                    | Low Power mode   |      | 25   |      | μA    |
|  |                         | V <sub>CHGIN</sub> = +5V, T <sub>A</sub> +25°C, ChgEn = 0  |      | 5.3  |      | mA    |
| CHGIN Supply Current                     | ICHG                    | V <sub>CHGIN</sub> = +5V, T <sub>A</sub> +25°C,<br>Suspend Mode (FSUS = High)  |      | 0.98 |      | mA    |
| CHGIN TO BYP PATH                        |                         |  |      |      |      |       |
| Allowed CHGIN Input<br>Voltage Range     | V <sub>CHGIN_RNG</sub>  |  | 0    |      | 28   | V     |
| CHGIN Detect                             | V <sub>BDET</sub>       | Rising   | 3.8  | 3.9  | 4.0  |       |
| Threshold                                | V <sub>BDET_F</sub>     | Falling  | 3.6  | 3.7  | 3.8  | V     |
|  | $V_{OVP}$               | Rising   | 5.59 | 5.66 | 5.72 | V     |
| CHGIN Overvoltage Threshold              | V <sub>OVP_F</sub>      | Falling  | 5.56 |      |      | V     |
| Timochicia                               | V <sub>OVP_H</sub>      | Hysteresis   |      | 28   |      | mV    |
| CHGIN-BYP Resistance                     | R <sub>CHGIN_BYP</sub>  | V <sub>CHGIN</sub> = 5V  |      | 45   |      | mΩ    |
| CHGIN-BYP Soft-Start<br>Timeout          | t <sub>BYP_SFTTO</sub>  | If V <sub>BYP</sub> has not reached within 50mV of V <sub>CHGIN</sub> at timeout, a fault is flagged by SysFlt of register 0x02. |      | 100  |      | ms    |
| CHGIN-BYP Soft-Start<br>Current          | I <sub>BYP_SFT</sub>    |  |      | 60   |      | mA    |
| CHGIN-BYP Soft-Start<br>End Comparator   | V <sub>BYP_SFTEND</sub> |  | 15   | 50   | 80   | mV    |
| CHGIN-BYP Overload<br>Comparator         | V <sub>BYP_OVL</sub>    |  | 290  | 360  | 420  | mV    |
|  |                         | SpvChglLim[4:0] = 00100  |      | 0.4  |      |       |
| Input Current Limit                      | I <sub>LIM</sub>        | SpvChglLim[4:0] = 01110  |      | 1.5  |      | Α     |
|  |                         | SpvChglLim[4:0] = 11101  |      | 3    |      |       |
| Input Current Limit<br>Programming Range | I <sub>LIM_RNG</sub>    |  | 0.1  |      | 3    | А     |
| Input Current Limit<br>Programming Step  | I <sub>LIM_STEP</sub>   |  |      | 100  |      | mA    |
| INTERNAL SUPPLIES                        |                         |  |      |      |      |       |
| Internal V <sub>CCINT</sub><br>Regulator | V <sub>CCINT</sub>      | V <sub>CHGIN</sub> = 5V, boost off   | 4.0  | 4.3  | 4.6  | V     |
| Boost Regulator BREG                     | $V_{BREG}$              |  |      | 4.3  |      | V     |
| V <sub>CCINT</sub> UVLO                  |                         | V <sub>CCINT</sub> rising  | 3.1  | 3.4  | 3.7  |       |
| Threshold                                | $V_{UVLO}$              | V <sub>CCINT</sub> falling   | 3.0  | 3.3  | 3.6  | V     |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted. Typical values are at <math>V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                                       | SYMBOL                  | CONDITIONS  | MIN  | TYP  | MAX  | UNITS    |
|---|-------------------------|---|------|------|------|----------|
| V <sub>CCINT</sub> UVLO<br>Threshold Hysteresis | Vuvlo_HYS               | Hysteresis  |      | 100  |      | mV       |
|   |                         | SfOutLvI = 1, V <sub>CHGIN</sub> = 6V,<br>I <sub>SFOUT</sub> = 0    | 3.15 | 3.3  | 3.45 |          |
| SECULT LDO Voltago                              | W                       | SfOutLvI = 1, V <sub>CHGIN</sub> = 6V,<br>I <sub>SFOUT</sub> = 15mA |      | 2.95 |      | V        |
| SFOUT LDO Voltage                               | VsFout                  | SfOutLvI = 0, V <sub>CHGIN</sub> = 6V,<br>I <sub>SFOUT</sub> = 0    | 5.0  | 5.25 | 5.5  | V        |
|   |                         | SfOutLvI = 0, VCHGIN = 6V,<br>I <sub>SFOUT</sub> = 15mA             |      | 4.9  |      |          |
| SFOUT Maximum<br>Current                        | I <sub>SFOUT_MAX</sub>  |   | 15   |      |      | mA       |
| Current Reduce<br>Temperature                   | T <sub>CHG_LIM</sub>    |   |      | 120  |      | °C       |
| Thermal Shutdown Temperature                    | T <sub>SHUTDOWN</sub>   |   |      | 150  |      | °C       |
| Thermal Shutdown<br>Hysteresis                  | T <sub>SHUTDOWN_H</sub> |   |      | 20   |      | °C       |
|   | LO Threshold VBYPUVLO   | BYPUVLO[2:0] = 000, V <sub>BYP</sub> falling                        |      | 3.8  |      |          |
|   |                         | BYPUVLO[2:0] = 001, V <sub>BYP</sub> falling                        |      | 3.9  |      | V        |
|   |                         | BYPUVLO[2:0] = 010, V <sub>BYP</sub> falling                        |      | 4.0  |      |          |
| BYP UVLO Threshold                              |                         | BYPUVLO[2:0] = 011, V <sub>BYP</sub> falling                        |      | 4.1  |      |          |
| BTT GVEG TIMOGRAM                               | VBYPUVLO                | BYPUVLO[2:0] = 100, V <sub>BYP</sub> falling                        |      | 4.2  |      |          |
|   |                         | BYPUVLO[2:0] = 101, V <sub>BYP</sub> falling                        |      | 4.3  |      |          |
|   |                         | BYPUVLO[2:0] = 110, V <sub>BYP</sub> falling                        |      | 4.4  |      |          |
|   |                         | BYPUVLO[2:0] = 111, V <sub>BYP</sub> falling                        |      | 4.5  |      |          |
| BYP UVLO Threshold<br>Hysteresis                | V <sub>BYPUVLO_</sub> H |   |      | 25   |      | mV       |
|   |                         | VPChg[2:0] = 000, V <sub>SYS</sub> rising                           |      | 5.9  |      |          |
|   |                         | VPChg[2:0] = 001, V <sub>SYS</sub> rising                           |      | 6.0  |      |          |
|   |                         | VPChg[2:0] = 010, V <sub>SYS</sub> rising                           |      | 6.1  |      |          |
| SYS UVLO (SYSOK)                                | V                       | VPChg[2:0] = 011, V <sub>SYS</sub> rising                           |      | 6.2  |      |          |
| Threshold                                       | Vsysuvlo                | VPChg[2:0] = 100, V <sub>SYS</sub> rising                           |      | 6.3  |      | - V<br>- |
|   |                         | VPChg[2:0] = 101, V <sub>SYS</sub> rising                           |      | 6.4  |      |          |
|   |                         | VPChg[2:0] = 110, V <sub>SYS</sub> rising                           |      | 6.5  |      |          |
|   |                         | VPChg[2:0] = 111, V <sub>SYS</sub> rising                           |      | 6.6  |      |          |
| SYS UVLO Threshold<br>Hysteresis                | V <sub>SYSUVLO_</sub> H |   |      | 500  |      | mV       |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted.}$  Typical values are at  $V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                | SYMBOL                  | CONDIT  | TIONS                                | MIN | TYP  | MAX | UNITS |
|--------------------------|-------------------------|---|--------------------------------------|-----|------|-----|-------|
| BYP-SYS BOOST PATH       |                         | ,   |                                      | '   |      |     | 1     |
| Switching Frequency      | f <sub>BST_SW</sub>     |   |                                      |     | 0.8  |     | MHz   |
| Maximum Input Current    | I <sub>BST_MAX</sub>    | L = 2.2µH   |                                      | 3   |      |     | А     |
| Input Peak Current Limit | I <sub>BST_LIM_PK</sub> |   |                                      |     | 4.5  |     | А     |
|                          |                         |   | 00000                                |     | 100  |     |       |
|                          |                         |   | 00001                                |     | 200  |     |       |
|                          |                         |   | 00010                                |     | 300  |     |       |
|                          |                         |   | 00011                                |     | 400  |     |       |
|                          |                         |   | 00100                                | 405 | 450  | 495 |       |
|                          |                         |   | 00101                                |     | 600  |     |       |
|                          |                         |   | 00110                                |     | 700  |     |       |
|                          |                         |   | 00111                                |     | 800  |     |       |
|                          |                         |   | 01000                                |     | 900  |     |       |
|                          |                         |   | 01001                                |     | 1000 |     |       |
|                          |                         |   | 01010                                |     | 1100 |     |       |
|                          |                         |   | 01011                                |     | 1200 |     |       |
|                          | IILIM_F                 | CurLim1Frc = 1 ,<br>CurLim1Set[4:0] =                         | 01100                                |     | 1300 |     |       |
|                          |                         |   | 01101                                |     | 1400 |     |       |
|                          |                         |   | 01110                                |     | 1500 |     |       |
| Forced Input Current     |                         |   | 01111                                |     | 1600 |     | mA    |
| Limit                    |                         |   | 10000                                |     | 1700 |     |       |
|                          |                         |   | 10001                                |     | 1800 |     |       |
|                          |                         |   | 10010                                |     | 1900 |     |       |
|                          |                         |   | 10011                                |     | 2000 |     |       |
|                          |                         |   | 10100                                |     | 2100 |     |       |
|                          |                         |   | 10101                                |     | 2200 |     |       |
|                          |                         |   | 10110                                |     | 2300 |     |       |
|                          |                         |   | 10111                                |     | 2400 |     |       |
|                          |                         |   | 11000                                |     | 2500 |     |       |
|                          |                         |   | 11001                                |     | 2600 |     |       |
|                          |                         |   | 11010                                |     | 2700 |     |       |
|                          |                         |   | 11011                                |     | 2800 |     |       |
|                          |                         |   | 11100                                |     | 2900 |     |       |
|                          |                         |   | 11101                                |     | 3000 |     | ]     |
|                          |                         |   | 11110                                |     | 3100 |     |       |
|                          |                         |   | 11111                                |     | 3200 |     |       |
| Efficiency               | EFF <sub>BST</sub>      | I <sub>SYS</sub> = 1000mA, V <sub>I</sub><br>L1 = Bourns SRP4 | <sub>BAT</sub> = 7.4V,<br>012TA-2R2M |     | 91.6 |     | %     |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted.}$  Typical values are at  $V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                                   | SYMBOL                   | CONDITIONS  | MIN  | TYP                           | MAX  | UNITS  |  |
|---|--------------------------|---|------|-------------------------------|------|--------|--|
| CVC D   -+ \/- +                            | \/                       | Charger disabled  |      | V <sub>BAT</sub> + 0.4        |      | V      |  |
| SYS Regulation Voltage                      | V <sub>SYS_REG</sub>     | Charger in precharge, V <sub>BAT</sub> = 5V   | V    | V                             |      |        |  |
| SYS Regulation Voltage<br>Limit             | V <sub>SYS_LIM</sub>     | See Battery Charger State Diagram   |      | V <sub>SYS_REG</sub><br>- 0.2 |      |        |  |
| BYP-SYS BUCK PATH                           |                          |   |      |                               |      |        |  |
| Switching Frequency                         | f <sub>BK_SW</sub>       |   |      | 0.8                           |      | MHz    |  |
| Maximum Output<br>Current                   | I <sub>BK_MAX</sub>      | L = 2.2µH   | 500  |                               |      | mA     |  |
| Short-Circuit Peak<br>Current Limit         | I <sub>BK_LIM</sub>      |   |      | 1.3                           |      | А      |  |
| Efficiency                                  | EFF <sub>BK</sub>        | I <sub>CHGIN</sub> = 500mA , V <sub>BAT</sub> = 7.4V,<br>L1 = Bourns SRP4012TA-2R2M |      | 94                            |      | %      |  |
| Output Voltage Range                        | V <sub>BK_OUT_RNG</sub>  |   | 4    |                               | 5.5  | V      |  |
| Output Accuracy                             | V <sub>BK_OUT_ACC</sub>  |   | -1.5 |                               | +1.5 | %      |  |
| SYS-BAT CHARGER/SWI                         | TCH CONTROLLER           |   |      |                               |      |        |  |
| BAT-to-SYS Regulation                       | V                        | MAX14748  |      | -20                           |      | mV     |  |
| Voltage                                     | V <sub>BAT-SYS</sub> ON  | MAX14748B   |      | -40                           |      | IIIV   |  |
| BAT-to-SYS Switch Fast<br>Turn-On Threshold | V <sub>BAT-SYS_OFF</sub> | V <sub>SYS</sub> falling  |      | -100                          |      | mV     |  |
| BAT-to-SYS Switch<br>On-Resistance          | R <sub>BAT_SYS</sub>     | I <sub>BAT</sub> = 1A   |      | 13                            |      | mΩ     |  |
| Charger Current<br>Soft-Start Time          | t <sub>CHG_SOFT</sub>    |   |      | 1                             |      | ms     |  |
| PRECHARGE                                   |                          |   |      |                               |      | 1      |  |
|   |                          | IPChg[1:0] = 00   |      | 5                             |      |        |  |
| Dracharga Current                           | 1                        | IPChg[1:0] = 01   |      | 10                            |      | 0/1    |  |
| Precharge Current                           | I <sub>PCHG</sub>        | IPChg[1:0] = 10   |      | 20                            |      | %lFCHG |  |
|   |                          | IPChg[1:0] = 11, $R_{SET}$ = 20kΩ   | 27   | 30                            | 33   |        |  |
|   |                          | VPChg[2:0] = 000  |      | 5.7                           |      |        |  |
|   |                          | VPChg[2:0] = 001  |      | 5.8                           |      |        |  |
|   |                          | VPChg[2:0] = 010  |      | 5.9                           |      |        |  |
| Prequalification                            | 1/                       | VPChg[2:0] = 011  |      | 6.0                           |      | V      |  |
| Threshold                                   | V <sub>PCHG</sub>        | VPChg[2:0] = 100  |      | 6.1                           |      | \ \ \  |  |
|   |                          | VPChg[2:0] = 101  |      | 6.2                           | 6.2  |        |  |
|   |                          | VPChg[2:0] = 110  | 6.3  |                               |      | 1      |  |
|   |                          | VPChg[2:0] = 111  |      | 6.4                           |      |        |  |
| Prequalification Threshold Hysteresis       | V <sub>PCHG_</sub> H     |   |      | 100                           |      | mV     |  |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted. Typical values are at <math>V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                                       | SYMBOL                | CONDITIONS   | MIN   | TYP   | MAX   | UNITS              |  |
|---|-----------------------|--|-------|-------|-------|--------------------|--|
| FAST CHARGE                                     |                       |  |       |       |       |                    |  |
| SET Current Gain Factor                         | K <sub>SET</sub>      |  |       | 10000 |       | A/A                |  |
| SET Regulation Voltage                          | V <sub>SET</sub>      |  |       | 1     |       | V                  |  |
|   |                       | R <sub>SET</sub> = 20kΩ                              | 0.43  | 0.5   | 0.57  |                    |  |
| F+ Ob   |                       | R <sub>SET</sub> = 20kΩ, T = 25°C                    | 0.475 | 0.5   | 0.525 | 1                  |  |
| Fast-Charge Current                             | I <sub>FCHG</sub>     | R <sub>SET</sub> = 10kΩ                              |       | 1     |       | A                  |  |
|   |                       | R <sub>SET</sub> = 4kΩ                               |       | 2.5   |       |                    |  |
|   |                       | T_T_IFChg[2:0] = 000                                 |       | 20    |       |                    |  |
|   |                       | T_T_IFChg[2:0] = 001                                 |       | 30    |       |                    |  |
|   |                       | T_T_IFChg[2:0] = 002                                 |       | 40    |       |                    |  |
| Fast-Charge Current                             | 1                     | T_T_IFChg[2:0] = 003                                 |       | 50    |       | 0/1                |  |
| Scaling   | I <sub>FCHG_T</sub>   | T_T_IFChg[2:0] = 004                                 |       | 60    |       | %lFCHG             |  |
|   |                       | T_T_IFChg[2:0] = 005                                 |       | 70    |       |                    |  |
|   |                       | T_T_IFChg[2:0] = 006                                 |       | 80    |       |                    |  |
|   |                       | T_T_IFChg[2:0] = 007                                 |       | 100   |       | ]                  |  |
| 1/2 Fast-Charge Current<br>Comparator Threshold | IFC_HALF              |  |       | 50    |       | %lFCHG             |  |
| 1/5 Fast-Charge Current<br>Comparator Threshold | I <sub>FC_FIFTH</sub> |  |       | 20    |       | %I <sub>FCHG</sub> |  |
| MAINTAIN CHARGE                                 |                       |  |       |       |       |                    |  |
| 0   |                       | ChgDone[1:0] = 00                                    |       | 5     |       |                    |  |
| Charge Done Qualification                       | I <sub>CHG_DONE</sub> | ChgDone[1:0] = 01                                    |       | 10    |       | %l <sub>FCHG</sub> |  |
|   |                       | ChgDone[1:0] = 10, $R_{SET}$ = 20k $\Omega$          | 18    | 20    | 22    |                    |  |
|   |                       | BatReg[1:0] = 00, T <sub>A</sub> = +25°C             | 8.258 | 8.3   | 8.342 |                    |  |
|   |                       | BatReg[1:0] = 00,<br>T <sub>A</sub> = -40°C to +85°C | 8.217 | 8.3   | 8.383 |                    |  |
| BAT Regulation Voltage                          | V <sub>BATREG</sub>   | BatReg[1:0] = 01                                     |       | 8.4   |       | V                  |  |
|   |                       | BatReg[1:0] = 10                                     |       | 8.5   |       |                    |  |
|   |                       | BatReg[1:0] = 11                                     |       | 8.6   |       | 1                  |  |
|   |                       | BatReChg[1:0] = 00                                   |       | 200   |       |                    |  |
| BAT Recharge                                    | V                     | BatReChg[1:0] = 01                                   |       | 300   |       | \/                 |  |
| Threshold                                       | V <sub>BATRECHG</sub> | BatReChg[1:0] = 10                                   |       | 400   |       | mV                 |  |
|   |                       | BatReChg[1:0] = 11                                   |       | 500   |       | 1                  |  |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted.}$  Typical values are at  $V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                      | SYMBOL                  | CONDITIONS   | MIN  | TYP  | MAX  | UNITS             |
|--------------------------------|-------------------------|--|------|------|------|-------------------|
| CHARGE TIMER                   |                         |  |      |      |      |                   |
|                                |                         | PChgTmr[1:0] =00   |      | 30   |      |                   |
| Maximum                        |                         | PChgTmr[1:0] = 01  |      | 60   |      | 1 .               |
| Prequalification Time          | <sup>t</sup> PCHG       | PChgTmr[1:0] = 10  |      | 120  |      | - min             |
|                                |                         | PChgTmr[1:0] = 11  |      | 240  |      | 1                 |
|                                |                         | FChgTmr[1:0] = 00  |      | 75   |      |                   |
| Maximum Fast-Charge            |                         | FChgTmr[1:0] = 01  |      | 150  |      | 1                 |
| Time                           | <sup>t</sup> FCHG       | FChgTmr[1:0] = 10  |      | 300  |      | Min               |
|                                |                         | FChgTmr[1:0] = 11  |      | 600  |      | 1                 |
|                                |                         | MtChgTmr[1:0] = 00   |      | 0    |      |                   |
|                                |                         | MtChgTmr[1:0] = 01   |      | 15   |      | 1                 |
| Maintain Charge Time           | <sup>t</sup> TOCHG      | MtChgTmr[1:0] = 10   |      | 30   |      | — Min<br>—        |
|                                |                         | MtChgTmr[1:0] = 11   |      | 60   |      |                   |
| Timer Accuracy                 | tACC                    |  | -10  |      | +10  | %                 |
| Timer Extend Threshold         | P <sub>TIMERX</sub>     | If charge current is reduced due to I <sub>LIM</sub> or T <sub>DIE</sub> , this is the percentage of charge current below which timer clock operates at half speed |      | 50   |      | %                 |
| Timer Suspend<br>Threshold     | PTIMERSUS               | If charge current is reduced due to I <sub>LIM</sub> or T <sub>DIE</sub> , this is the percentage of charge current below which timer clock pauses                 |      | 20   |      | %                 |
| THERMISTOR MONITOR             | AND NTC DETECTION       | DN   |      |      |      |                   |
| THM Hot Threshold              | T4                      | V <sub>THM</sub> falling, WarmCoolSel = 0  | 21.3 | 23.3 | 25.3 | %V <sub>TPU</sub> |
| Trim riot ringenera            |                         | V <sub>THM</sub> falling, WarmCoolSel = 1  | 30.9 | 32.9 | 34.9 | 701110            |
| THM Warm Threshold             | Т3                      | V <sub>THM</sub> falling, WarmCoolSel = 0  | 30.9 | 32.9 | 34.9 | %V <sub>TPU</sub> |
| Triwi vvaim miconola           |                         | V <sub>THM</sub> falling, WarmCoolSel = 1  | 46.5 | 50   | 53.5 | 70 1 1 1 0        |
| THM Cool Threshold             | T2                      | V <sub>THM</sub> rising, WarmCoolSel = 0 or 1  | 62.5 | 64.5 | 66.5 | %V <sub>TPU</sub> |
| THM Cold Threshold             | T1                      | V <sub>THM</sub> rising, WarmCoolSel = 0 or 1  | 71.9 | 73.9 | 75.9 | %V <sub>TPU</sub> |
| THM Disable Threshold          | V <sub>THM_DIS</sub>    | V <sub>THM</sub> rising  | 91.0 | 93.0 | 95.0 | %V <sub>TPU</sub> |
| THM Threshold Hysteresis       | V <sub>THM_DIS_H</sub>  |  |      | 60   |      | mV                |
| JEITA BAT Voltage<br>Reduction | V <sub>BAT</sub> _JEITA |  |      | 300  |      | mV                |
| THM Input Leakage              | ITHM_LK                 |  | -1   |      | +1   | μA                |
| THM Detection Time             | t <sub>THM_DET</sub>    |  |      | 0.4  |      | ms                |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted.}$  Typical values are at  $V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER  | SYMBOL                                     | CONDITIONS                                 | MIN  | TYP  | MAX | UNITS |
|--|--|--|------|------|-----|-------|
| DIGITAL I/O (SDA, SCL, I                               | FLTIN, INT, SYSOK, F                       | SUS, LED, CDIR)                            | '    |      |     |       |
| Leakage Current  | I <sub>IO_LK</sub>                         |  | -1   |      | +1  | μA    |
| Logic Input High-Voltage                               | V <sub>IO_IH</sub>                         |  | 1.4  |      |     | V     |
| Logic Input Low-Voltage                                | V <sub>IO_IL</sub>                         |  |      |      | 0.5 | V     |
| Logic Output Low-Voltage                               | V <sub>IO_OL</sub>                         | I <sub>OL</sub> = 4mA                      |      |      | 0.4 | V     |
| FSUS Input Pulldown<br>Resistance                      | R <sub>FSUS_PD</sub>                       |  |      | 470  |     | kΩ    |
| SDA, SCL Bus<br>Low-Detection Current                  | I <sub>PD</sub>                            | V <sub>SDA</sub> = V <sub>SCL</sub> = 0.4V |      | 0.2  | 0.4 | μA    |
| SCL Clock Frequency                                    | fscL                                       | Note 2                                     | 0    |      | 400 | kHz   |
| Bus Free Time Between<br>a STOP and START<br>Condition | <sup>t</sup> BUF                           |  | 1.3  |      |     | μs    |
| START Condition<br>(Repeated) Hold Time                | t <sub>HD_SDA</sub>                        | Note 2                                     | 0.6  |      |     | μs    |
| Low Period of SCL<br>Clock                             | t <sub>LOW</sub>                           |  | 1.3  |      |     | μs    |
| High Period of SCL<br>Clock                            | <sup>t</sup> HIGH                          |  | 0.6  |      |     | μs    |
| Setup Time for a<br>Repeated START<br>Condition        | <sup>t</sup> su_sta                        |  | 0.6  |      |     | μs    |
| Data Hold Time   | t <sub>HD_DAT</sub>                        | Note 3                                     | 0    |      | 0.9 | μs    |
| Data Setup Time  | tsu_dat                                    | Note 3                                     | 100  |      |     | ns    |
| Setup Time for STOP<br>Condition                       | t <sub>SU_STO</sub>                        |  | 0.6  |      |     | μs    |
| Spike Pulse Widths<br>Suppressed by Input<br>Filter    | <sup>t</sup> sp                            | Note 4                                     |      | 50   |     | ns    |
| BC1.2 DETECTION  |  |  |      |      |     |       |
| V <sub>DP_SRC</sub> Voltage                            | V <sub>DP_SRC</sub> /V <sub>SRC06</sub>    | I <sub>LOAD</sub> = 0 to 200μA             | 0.5  | 0.6  | 0.7 | V     |
| V <sub>DM_SRC</sub> Voltage                            | V <sub>DM_SRC</sub> /V <sub>SRC06</sub>    | I <sub>LOAD</sub> = 0 to 200μA             | 0.5  | 0.6  | 0.7 | V     |
| V <sub>D33</sub> Voltage                               | V <sub>SRC33</sub>                         | I <sub>LOAD</sub> = 0 to 365μA             | 2.6  |      | 3.4 | V     |
| V <sub>DAT_REF</sub> Voltage                           | V <sub>DAT_REF</sub>                       |  | 0.25 | 0.32 | 0.4 | V     |
| V <sub>LGC</sub> Voltage                               | $V_{LGC}$                                  |  | 1.5  | 1.7  | 1.9 | V     |
| I <sub>DM_SINK</sub> Current                           | I <sub>DM_SINK</sub> /I <sub>DATSINK</sub> | 0.15V to 3.6V                              | 55   | 80   | 105 | μΑ    |
| I <sub>DP_SRC</sub> Current                            | I <sub>DP_SRC</sub> /I <sub>DCD</sub>      | 0V to 2.5V                                 | 7    | 10   | 13  | μA    |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted. Typical values are at <math>V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                                    | SYMBOL                                  | CONDITIONS  | MIN   | TYP | MAX   | UNITS |
|--|---|---|-------|-----|-------|-------|
| R <sub>DM_DWN</sub> Resistor                 | R <sub>DM_DWN</sub> /R <sub>DWN15</sub> |   | 12    | 20  | 24    | kΩ    |
| I <sub>WEAK</sub> Current                    | I <sub>WEAK</sub>                       |   | 0.01  | 0.1 | 0.5   | μA    |
| V <sub>BUS31</sub> Threshold                 | V <sub>BUS31</sub>                      | DP and DN pins. Threshold in percent of V <sub>BUS</sub> voltage 4V < V <sub>BUS</sub> < 5.5V | 26    | 31  | 36    | %     |
| V <sub>BUS47</sub> Threshold                 | V <sub>BUS47</sub>                      | DP and DN pins. Threshold in percent of V <sub>BUS</sub> voltage 4V < V <sub>BUS</sub> < 5.5V | 43.3  | 47  | 51.7  | %     |
| V <sub>BUS64</sub> Threshold                 | V <sub>BUS64</sub>                      | DP and DN pins. Threshold in percent of V <sub>BUS</sub> voltage 4V < V <sub>BUS</sub> < 5.5V | 57    | 64  | 71    | %     |
| Charger Detection<br>Debounce                | tCDDEB                                  |   | 45    | 50  | 55    | ms    |
| Primary-to-Secondary<br>Timer                | <sup>t</sup> PDSDWAIT                   |   | 27    | 35  | 39    | ms    |
| Proprietary Charger<br>Debounce              | t <sub>PRDEB</sub>                      |   | 5     | 7.5 | 10    | ms    |
| Data Contact Detect                          |   | DCD2s = 0   | 700   | 800 | 900   |       |
| Timeout                                      | <sup>t</sup> DCDTMO                     | DCD2s = 1   | 1.8   | 2.0 | 2.2   | ms    |
| DP/DN Overvoltage<br>Debounce                | t <sub>OVDXDEB</sub>                    |   | 90    | 100 | 110   | μs    |
| OVDX Comparator                              | OVDY                                    | Rising  | 0     |     | 0.15  | V     |
| OVDA Comparator                              | OVDX <sub>THRESHOLD</sub>               | Falling   | -0.04 |     | +0.08 | V     |
| CDP/CDN Pulldown<br>Resistor                 | R <sub>CDP/CDN_PD</sub>                 |   | 3     | 6   | 12    | mΩ    |
| TYPE-C DETECTION                             |   |   |       |     |       |       |
| V <sub>CONN</sub> Switch Voltage<br>Drop     | V <sub>CONN_REQ</sub>                   | V <sub>CONN</sub> = 5.5V, I <sub>CC_LOAD</sub> = 20mA   | 5.5   |     | 5.6   | V     |
| V <sub>CONN</sub> Bulk Capacitance           | C <sub>VCONN</sub>                      |   | 10    |     | 220   | μF    |
| CC Pin Operational<br>Voltage Range          | V <sub>CONN_RNG</sub>                   |   |       |     | 5.5   | V     |
| CC Pin Voltage in DFP 3.0A Mode              | V <sub>CC_PIN30</sub>                   |   | 3.1   |     |       | V     |
| CC Pin Voltage in DFP<br>1.5A Mode           | V <sub>CC_PIN15</sub>                   |   | 1.85  |     |       | V     |
| CC Pin Low-Power Mode<br>Pulldown Resistance | R <sub>LPPD_CC</sub> _                  |   |       | 170 |       | kΩ    |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted.}$  Typical values are at  $V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                                  | SYMBOL                    | CONDITIONS  | MIN   | TYP   | MAX   | UNITS |
|--|---------------------------|---|-------|-------|-------|-------|
| CC Pin Low-Power Mode<br>Voltage Threshold | V <sub>LP_CC</sub> _      | Rising  |       | 0.7   |       | V     |
| CC Pin Clamp<br>Requirements               | VCC_PIN_CLAMP             | 60μA ≤ I <sub>CC</sub> _≤ 600μA   |       | 1.1   | 1.32  | V     |
| CC UFP Pulldown<br>Resistance              | R <sub>DUFP_CC_</sub>     |   | 4.59  | 5.1   | 5.61  | kΩ    |
| CC DFP 0.5A Current<br>Source              | I <sub>DFP0.5</sub> _CC_  |   | 72    | 80    | 88    | μA    |
| CC DFP 1.5A Current<br>Source              | I <sub>DFP1.5_CC_</sub>   |   | 165.6 | 180   | 194.4 | μA    |
| CC DFP 3.0A Current<br>Source              | I <sub>DFP3.0_CC</sub> _  |   | 303.6 | 330   | 356.4 | μA    |
| CC R <sub>A</sub> and R <sub>D</sub>       | V                         | Rising  | 0.16  | 0.2   | 0.25  | V     |
| Threshold                                  | V <sub>RA_RD0.5</sub>     | Falling   | 0.15  |       |       |       |
| CC UFP 0.5A R <sub>D</sub>                 | \/                        | Rising  | 0.62  | 0.66  | 0.7   | 0.7 V |
| Threshold                                  | V <sub>UFP_RD0.5</sub>    | Falling   | 0.61  |       |       |       |
| CC UFP 1.5A R <sub>D</sub>                 | \/                        | Rising  | 1.17  | 1.23  | 1.31  | V     |
| Threshold                                  | V <sub>UFP_RD1.5</sub>    | Falling   | 1.16  |       |       | ]     |
| CC V <sub>CONN</sub> Detect                | VVCONN_DET                | Rising  | 2.11  | 2.25  | 2.4   | V     |
| Threshold                                  |                           | Falling   | 2.1   |       |       | ľ     |
| CC DFP V <sub>OPEN</sub> Detect            | \/                        | Rising  | 1.51  | 1.575 | 1.65  | V     |
| Threshold                                  | V <sub>DFP_</sub> VOPEN   | Falling   | 1.5   |       |       | ]     |
| CC DFP V <sub>OPEN</sub> with              | V                         | Rising  | 2.46  | 2.6   | 2.75  | V     |
| 3.0A Detect Threshold                      | V <sub>DFP_</sub> VOPEN3A | Falling   | 2.45  |       |       | V     |
| V <sub>BUS</sub> Valid                     | $V_{BDET}$                | Rising  | 3.8   | 4.12  | 4.4   | V     |
| V <sub>BUS</sub> Valid Hysteresis          | V <sub>BDET_H</sub>       | Falling hysteresis  |       | 0.7   |       | V     |
| V <sub>BUS</sub> Discharge Value           | V <sub>SAFE0V</sub>       | Falling. Voltage level where a connected UFP will find V <sub>BUS</sub> removed.          | 0.6   | 0.7   | 0.84  | V     |
|  |                           | Rising hysteresis   |       | 100   |       | mV    |
| CC Pin Power-Up Time                       | <sup>t</sup> CLAMPSWAP    | The maximum time allowed from removal of voltage clamp to attachment of the 5.1k resistor |       |       | 15    | ms    |
| Type-C CC Pin<br>Detection Debounce        | tCCDEB                    |   | 100   |       | 200   | ms    |
| Type-C Debounce                            | t <sub>PDDEB</sub>        |   | 10    |       | 20    | ms    |

 $(V_{BAT} = 8.3V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ all registers in their default state, unless otherwise noted. Typical values are at <math>V_{CHGIN} = 5.0V, T_{CHGIN} = 5.0V$  $V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$  (Note 1)

| PARAMETER                      | SYMBOL                     | CONDITIONS   | MIN             | TYP | MAX | UNITS |
|--------------------------------|----------------------------|--|-----------------|-----|-----|-------|
| Type-C Quick Debounce          | t <sub>QDEB</sub>          |  | 0.9             | 1   | 1.9 | ms    |
| V <sub>BUS</sub> Debounce      | t <sub>VBDEB</sub>         |  | 9               | 10  | 11  | ms    |
| V <sub>SAFE0V</sub> Debounce   | t <sub>VSAFE0VDEB</sub>    |  | 9               | 10  | 11  | ms    |
| Type-C Error Recovery<br>Delay | <sup>t</sup> ERRORRECOVERY |  | 25              |     |     | ms    |
| Type-C DRP Toggle<br>Time      | t <sub>DRP</sub>           |  | 50              |     | 100 | ms    |
| Duty Cycle of DRP<br>Swap      | D <sub>DRP</sub>           | Duty cycle of UFP to DFP role swap   | 30              |     | 70  | %     |
| DRP Transition Time            | <sup>t</sup> DRPTRAN       | Time a role swap from DFP to UFP or reverse is completed   |                 |     | 1   | ms    |
| DRP Lock Time                  | <sup>t</sup> DRPLOCK       | DRP Lock wait time before transition to unattached state   | 100             |     | 150 | ms    |
| V <sub>CONN</sub> Enable Time  | <sup>t</sup> VCONNON       | Time from when V <sub>BUS</sub> is supplied in DFP mode in state Attach.DFP. DRPWait                 |                 |     | 10  | ms    |
| V <sub>CONN</sub> Disable Time | <sup>t</sup> /CONNOFF      | Time from UFP detached or as directed by I <sup>2</sup> C command until V <sub>CONN</sub> is removed |                 |     | 35  | ms    |
| CC Pin Current Change<br>Time  | <sup>†</sup> SINKADJ       | Time from CC pin changes state in UFP mode until current drawn from DFP reaches new value            |                 |     | 60  | ms    |
| V <sub>BUS</sub> On-Time       | <sup>t</sup> VBUSON        | Time from UFP is attached until V <sub>BUS</sub> On  |                 |     | 275 | ms    |
| V <sub>BUS</sub> Off-Time      | <sup>t</sup> VBUSOFF       | Time from UFP is detached until V <sub>BUS</sub> reaches V <sub>SAFE0V</sub>                         |                 |     | 650 | ms    |
| BVCEN Output<br>Low-Voltage    | V <sub>BVCEN_OL</sub>      | I <sub>SINK</sub> = 1mA  |                 |     | 0.4 | V     |
| BVCEN Output<br>High-Voltage   | V <sub>BVCEN_</sub> OH     | I <sub>SOURCE</sub> = 1mA  | VCCINT<br>- 0.4 |     |     | V     |


- Note 1: All devices are 100% production tested at  $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design and characterization.
- Note 2:  $f_{SCL}$  must meet the minimum clock low time plus the rise/fall times.
- Note 3: The maximum  $t_{\text{HD:DAT}}$  has to be met only if the device does not stretch the low period ( $t_{\text{LOW}}$ ) of the SCL signal. Note 4: Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.


Maxim Integrated | 12 www.maximintegrated.com


## MAX14748


## **Typical Operating Characteristics**


 $(V_{BAT} = 8.5V, T_A = -20^{\circ}C \text{ to } +70^{\circ}C, \text{ all registers in their default state, unless otherwise noted. Typical values are at <math>V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$ 



























## **Typical Operating Characteristics (continued)**


 $(V_{BAT} = 8.5V, T_A = -20^{\circ}C \text{ to } +70^{\circ}C, \text{ all registers in their default state, unless otherwise noted. Typical values are at <math>V_{CHGIN} = 5.0V, V_{BAT} = 7.4V, T_A = +25^{\circ}C.)$ 


















# **Bump Configuration**



# **Bump Descriptions**


| BUMP              | NAME               | FUNCTION   |
|-------------------|--------------------|--|
| A1                | AGND               | Analog Ground.   |
| A2                | FLTIN              | Charger Fault Input. Logic-low on this pin forces the charger into a fault state and generates an interrupt. See Register 0x35 description for more information. Connect to digital I/O supply if not used.  |
| А3                | SYSOK              | Open-Drain Status Output of SYS Regulation. When $V_{SYS}$ is above the SYS UVLO threshold and Boost is active, this output is high-impedance. When $V_{SYS}$ is below the SYS UVLO threshold, this output is low. Leave unconnected if not used.  |
| A4                | TPU                | High-Side of Internal Resistor for THM Detection. Connect a 10k resistor between this pin and THM.   |
| A5                | COMP               | Buck/Boost Converter Compensation Connection. Connect a 3.9nF capacitor for internal Buck/Boost compensation   |
| A6                | SET                | External Resistor Connection for Fast Charge Current Setting. Connect a resistor to this pin to set the fast charge current. Other charge currents are set as a proportion of fast charge current based on I <sup>2</sup> C register settings.   |
| A7–A9             | BAT                | Battery Connection. Connect a 2s Li-ion+ battery from BAT to GND. Bypass to PGND with a parallel combination of a 0.1μF capacitor and an effective 10μF - 30μF capacitor. Keep the capacitors as close to BAT as possible and keep the stray inductance and resistance of the trace from BAT to the battery terminal as low as possible. |
| B1                | CC2                | USB Type-C CC2. Connect to CC2 on USB Type-C connector.  |
| B2                | FSUS               | Force Suspend Input. Logic-high on this pin causes the input limiter to open and input current from CHGIN is reduced to zero. This pin is internally pulled to GND through a $470k\Omega$ (typ) resistor and has no effect if FSUSMsk = 1.   |
| В3                | DGND               | Digital Ground.  |
| B4                | V <sub>TPU</sub>   | External Voltage Input for TPU connection. Connect to external supply or V <sub>CCINT</sub> .  |
| B5                | BREG               | Bypass for Internal Switching Converter Supply. Bypass with 1µF capacitor to AGND.   |
| B6-B9             | SYS                | System Load Connection. Connect SYS to the system load. Bypass to PGND with a parallel combination of a 0.1µF capacitor and an effective 22µF capacitor. (Note: there is a diode between SYS and BAT)  |
| C1                | V <sub>CONN</sub>  | External V <sub>CONN</sub> Supply Input. Leave unconnected if not used.  |
| C2                | SCL                | I <sup>2</sup> C Serial Clock Input. Connect an external pull-up resistor.   |
| C3                | V <sub>CCINT</sub> | Bypass For Internal Analog Supply. Bypass with 1µF capacitor to GND.   |
| C4, D4,<br>D5     | GND                | Ground.  |
| C5                | BST                | Charge Pump Connection. Connect a 0.1µF capacitor between BST and LX.  |
| C6, C7,<br>C8, C9 | LX                 | Switching Node of Boost Converter. Connect a 1.5µH or 2.2µH inductor between LX and BYP. See <i>Applications Information</i> section for more details.   |
| D1                | CC1                | USB Type-C CC1. Connect to CC1 on USB Type-C connector.  |
| D2                | SDA                | I <sup>2</sup> C Serial Data Input/Output. Connect an external pullup resistor.  |
| D3                | ĪNT                | Active-Low, Open-Drain Interrupt Output. Connect an external pullup resistor.  |
| D6, D7,<br>D8, D9 | PGND               | Power Ground.  |

# **Bump Descriptions (continued)**

| BUMP  | NAME  | FUNCTION   |
|-------|-------|--|
| E1    | CDN   | USB Connector D-Input. Leave unconnected if not used.  |
| E2    | LED   | LED Charging Status Indicator. Open-drain output indicating battery charging status. When LEDAuto = 1 and a temperature fault is detected, the output is pulsed at 50% duty cycle for a period of 1.5s. When a charge timer expires or SysFlt fault occurs, LED is pulsed at 50% for a period of 0.15s. When LEDAuto = 0, the open-drain output is controlled by the LEDCtrl bit. Connect this pin to GND if unused. |
| E3    | ТНМ   | Battery Temperature Thermistor Measurement Connection. This pin is used for NTC thermistor presence detection and JEITA compliant temperature control.   |
| E4    | SFOUT | Output of overvoltage protected LDO powered from CHGIN. Bypass SFOUT with a 1µF ceramic capacitor to GND.  |
| E5    | CDIR  | USB Cable Orientation Open-drain Output. When CC1 is active, this output is pulled low. Otherwise, this output is high-impedance. Leave unconnected if not used.   |
| E6-E9 | BYP   | Bypass Connection. Bypass to PGND with a parallel combination of a 0.1µF capacitor and an effective 10µF capacitor.  |
| F1    | CDP   | USB Connector D+ Input. Leave unconnected if not used.   |
| F2    | TDP   | USB Transceiver D+ Connection. Connect TDP to device microprocessor USB transceiver D+ line. Leave unconnected if not used.  |
| F3    | TDN   | USB Transceiver D- Connection. Connect TDN to device microprocessor USB transceiver D- line. Leave unconnected if not used.  |
| F4    | BVCEN | External V <sub>CONN</sub> Supply Enable Output. Push-pull output between V <sub>CCINT</sub> and GND. Leave unconnected if not used.   |
| F5    | NVP   | Negative Voltage PFET Gate Control. Leave unconnected if not used.   |
| F6-F9 | CHGIN | USB Charger Input. Bypass this pin with a 1µF capacitor to PGND.   |

**Note:** All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical system operating conditions taking into consideration the effects of voltage and temperature.

# **Block Diagram**



## **Detailed Description**

The MAX14748 is a battery charger with a Smart Power Selector that safely charges two Li+ cell in accordance with JEITA specifications\*.

## **Input OVP**

The MAX14748 CHGIN input is protected by an internal N-channel FET. The device monitors the voltage at CHGIN and, if CHGIN is greater than  $V_{\rm OVP}$ , switches off the internal FET to prevent damage to the device. If  $V_{\rm CHGIN}$  is above the overvoltage threshold or below the USB valid voltage threshold, the MAX14748 enters overvoltage lockout (OVLO). During OVLO, the internal circuits remain powered, the SYSOK pin is high-impedance, and an interrupt is asserted. During OVLO, the charger turns off and the system load switch closes, allowing the battery to power SYS.

## **Negative Voltage Protection (NVP)**

The MAX14748 provides a gate protection circuit for an external PFET that protects against negative voltages on  $V_{BUS}$ . NVP pin drives the gate of the external PFET. If a negative voltage is present on  $V_{BUS}$  (e.g., by a backwards connector) the NVP turns off the external PFET, therefore providing negative voltage protection.

#### **Low Power Mode**

The MAX14748 features a Low Power mode, which reduces the battery current consumption from  $25\mu A$  to  $140\mu A$ . To enter Low Power mode, write 1 to LowPowEn (Register 0x33[7]). To manually exit Low Power mode, set LowPowAbort (Register 0x33[1]) to 1. If a DFP pullup connect to CC1/CC2 is detected, the device automatically exits Low Power mode and resumes normal operations.

## **Input Current Limiter**

The primary function of the input limiter is supplying power from the external adapter at CHGIN to the system load and battery charger. In addition, it performs several other functions to optimize use of the available power efficiently and safely, including:

- 1) CHGIN Input Current Limiting: The CHGIN input current is limited to prevent input overload. The current limit can be automatically selected through charger detection to match the capabilities of the source. The result is indicated by SpvChgllim[4:0] in register 0x22. See <u>Table 1a</u> for more details. It can also be manually set through CurLim1Frc and CurLim1Set[4:0] in register 0x21. <u>Figure 1</u> illustrates how the current limit setting is selected.
- 2) Thermal Limiting: In case the die temperature exceeds the normal limit (T<sub>CHG\_LIM</sub>), the MAX14748 will attempt to limit temperature increase by reducing the input current at CHGIN. In this condition, the system load has priority over charger current, so the input current is first reduced by lowering the charge current. If the junction temperature continues to rise and reaches the maximum operating limit (T<sub>BUS\_LIM</sub>), no input current is drawn from CHGIN and the battery powers the entire system load.
- 3) Adaptive Battery Charging: While the system is powered from CHGIN, the charger draws power from SYS to charge the battery. If the total load exceeds the input current limit, the battery supplies supplemental current to the load.
- 4) Adaptive Input Current Limiting: If the MAX14748 input current limit is programmed in such a way that the adapter voltage collapses due to resistive drop, current limiting, or poor load transient response, the AICL loop allows the MAX14748 to regulate the input voltage above a value needed to ensure proper operation. Figure 2 illustrates high-level operation of the AICL block and associated parameters are found in the registers 0x2C to 0x2E.

<sup>\*</sup>JEITA (Japan Electronics and Information Technology Industries Association) Standard, A Guide to the Safe Use of Secondary Lithium Ion Batteries on Notebook–Type Personal Computers, April 20, 2007.

**Table 1a. Automatic Input Current Limit Control** 

| ChgTyp[1:0]  | PrChgTyp[2:0]                              | CCIStat[1:0]                              | SDPMaxCur[1:0] | CDPMaxCur[1:0] | I <sub>LIM</sub> | SpvChgllim[4:0] |
|--------------|--|---|----------------|----------------|------------------|-----------------|
| "xx"         | "xxx"                                      | "11 = 3A"                                 | "00"           | "0"            | 3A               | 0x1D            |
| "11 = 1.5A"  | "xxx"                                      | "11 = 3A"                                 | "xx"           | "x"            | 3A               | 0x1D            |
| "xx"         | "110 = 3A"                                 | "xx"                                      | "xx"           | "x"            | 3A               | 0x1D            |
| "xx"         | "101 = 2.4A"                               | "00" or<br>"01 = 500mA" or<br>"10 = 1.5A" | "XX"           | "x"            | 2.4A             | 0x17            |
| "xx"         | "100 = 2A" or<br>"001 = 2A"                | "00" or<br>"01 = 500mA" or<br>"10 = 1.5A" | "XX"           | "x"            | 2A               | 0x13            |
| "1x = 1.5A"  | "000" or<br>"010 = 500mA"                  | "00" or<br>"01 = 500mA" or<br>"10 = 1.5A" | "XX"           | "x"            | 1.5A             | 0x0E            |
| "1x = 1.5A"  | "000" or<br>"010 = 500mA"<br>or "011 = 1A" | "10 = 1.5A"                               | "XX"           | "x"            | 1.5A             | 0x0E            |
| "xx"         | "011 = 1A"                                 | "00" or<br>"01 = 500mA"                   | "XX"           | "x"            | 1A               | 0x09            |
| "01 = 500mA" | "000" or "010 = 500mA"                     | "00" or<br>"01 = 500mA"                   | "xx"           | "x"            | 0.5A             | 0x04            |
| "01 = 500mA" | "000"                                      | "10 = 1.5A" or<br>"11 = 3A"               | 01             | "x"            | 0.5A             | 0x04            |
| "01 = 500mA" | "000"                                      | "10 = 1.5A" or<br>"11 = 3A"               | 10             | "X"            | 1.0A             | 0x09            |
| "01 = 500mA" | "000"                                      | "10 = 1.5A" or<br>"11 = 3A"               | 11             | "x"            | 1.5A             | 0x0E            |
| "10 = 1.5A"  | "000"                                      | "11 = 3A"                                 | xx             | "1"            | 1.5A             | 0x0E            |
| "00"         | "xxx"                                      | "xx"                                      | "xx"           | "x"            | NA               | NA              |




Figure 1. Input Current Limit Settings Flow Diagram




Figure 2. AICL Operation Flow Diagram

# Boost Converter with Reverse Buck Boost Mode

The MAX14748 boost converter operates as either a current-limited voltage source, or current source, depending on the charger operational state. When a valid USB voltage is present at CHGIN, and the charger is disabled,  $V_{SYS}$  is regulated to  $V_{BAT}\,+\,400\text{mV}.$  If the charger is in precharge mode,  $V_{SYS}$  is regulated to  $V_{PCHG}\,+\,400\text{mV}.$  When the system is in fast-charge mode, the boost converter operates as a current source, delivering current into the SYS node that is shared by the battery and system loads.

The boost converter current limit may be acted upon by multiple system blocks, including the programmed input current limit, thermal status, charging current, SYS regulation voltage block, and battery termination voltage block. The minimum requested current from these blocks at any given time determines the active current limit in the boost.

#### **Reverse Buck Mode**

The CHGIN-SYS switching converter may operate as a buck converter when needed to supply a load attached to CHGIN. The load may be a Type-C sink or some other proprietary device.

If Type-C DRP operation is enabled, the buck converter can be enabled by the Type-C state machine. The output voltage of the buck can be programmed from 4V to 5.5V in 0.1V steps by writing to BuckVSet[3:0], however, it is not recommended to change the output voltage when the buck is active.

The output of the buck converter turns off when a fault occurs. The specific fault occurred is indicated by DCDCILim, DCDCRunAway, DCDCPGood status bits (register 0x04). See *I2C Register Descriptions* for more details. When the buck is disabled due to a fault, both VBUSDet (register 0x07) and VSAFE0V (register 0x0A) change to 0. After the fault condition is removed, the buck converter can be restarted by writing 1 to CCSnkRst, CCSrcRst, CCForceError, or USBCRset auto-reset bits.

#### **Smart Power Selector**

The Smart Power Selector seamlessly distributes power between CHGIN, battery (BAT) and the system (SYS). The basic modes of operation of the smart power selector are:

- 1. With a valid external power source:
  - The external power source at CHGIN is the primary source of energy.
  - b. The battery is the secondary source of energy.
  - c. Energy delivery to SYS is the highest priority.
  - d. Any energy that is not required by SYS is available to the battery.
- 2. With no power source available at CHGIN:
  - a. The battery is the primary source of energy.
  - b. Energy delivery to SYS has the highest priority.
- 3. With a Type-C Sink or other load present at CHGIN:
  - a. The battery is the primary source of energy.
  - b. Energy delivery to SYS is the highest priority.
  - c. Energy delivery to BYP is the second highest priority.

#### 4. SYS Regulation Voltage:

- a. When the charger path is enabled and the charger is disabled, V<sub>SYS</sub> is regulated to V<sub>BAT</sub> + 400mV and BAT switch is off.
- b. When the charger is enabled but in a non-charging state such as maitain charge done, thermistor suspend, or timer fault,  $V_{SYS}$  is regulated to  $V_{BAT}$  + 400mV and BAT switch is off.
- c. When the input charger path is enabled and the battery is charging in prequalification, V<sub>SYS</sub> is regulated to V<sub>PCHG</sub> + 400mV. Charge current is reduced when V<sub>SYS</sub> approaches V<sub>PCHG</sub> + 200mV.
- d. When the input charger path is enabled and the battery is charging in fast-charge or maintain charge done, the BAT switch is closed and V<sub>SYS</sub> = V<sub>BAT</sub>. In maintain charge done state, the connection between SYS and BAT acts as an ideal diode. Therefore, when V<sub>SYS</sub> drops below V<sub>BAT</sub>, the BAT switch is turned fully on and the battery supplements the SYS load along with the current from CHGIN.
- e. When the switching converter is enabled as a reverse buck, the BAT switch is closed and V<sub>SYS</sub> = V<sub>BAT</sub>.

#### **Short-Circuit Protection**

The MAX14748 provides short-circuit protection to the power nodes. When SYS is shorted to ground, input current from CHGIN is limited by boost converter current limit. Note in this case, FET diode from BAT-SYS prevents control of FET BAT-SYS current. Battery current is not limited by the MAX14748 and a pack protector is needed to limit the battery current.

When either BYP or CHGIN is shorted to ground, the current from BAT is limited by the reverse buck converter.

## **USB Type-C 1.1**

#### **USB Type-C 1.1 UFP and DRP Support**

The MAX14748 provides support for devices functioning as a Upstream Facing Port (UFP) or Dual Role Port (DRP) per the current USB Type-C 1.1 specification. When acting as a power source in DRP mode, the MAX14748 can provide a 5V VBUS on the CHGIN pin through operation of the reverse buck converter. The USB Type-C VCONN supply is provided externally via the VCONN pin, and switched internally onto one of the CC pins. An open-drain output pin, BVCEN, is provided to enable the external VCONN supply based on the Type-C state machine output. BVCEN is a push-pull output between GND and VCCINT.

# **USB BC1.2 Compliant and Nonstandard Charger Support**

The BC1.2 charger detection and special charger detection routine is embedded within the Type-C state machine. The BC1.2 and Special Charger detection routine runs always when the state machine enters the 'AttachWait. SNK' state of the USB Type-C 1.1 state-machine.

### **USB Type-C Adapter Insertion**

<u>Figure 3a</u> and <u>Figure 3b</u> depict the general timings when a USB Type-C adapter is attached. For more information on the behavior and timings of the USB Type-C 1.1 statemachine, please refer to the USB Type-C specification.




Figure 3a. Type-C Adapter Insertion (CHGINILimGate = 0)




Figure 3b. Type-C Adapter Insertion (CHGINILimGate = 1)




Figure 4. Battery Charger State Diagram




Figure 5. Battery Charger State Diagram (continued)

## Li-ion Battery Charger

### **Charger Overview**

The MAX14748 utilizes a boost converter to generate the necessary voltage to charge a 2s Li-ion battery from a nominal 5V USB charger input. Depending on the charging phase, the boost converter will operate as either a current-limited voltage source or current source. The charger is configured through a combination of external components and I<sup>2</sup>C registers settings. See Figure 4 and Figure 5 for the Battery Charger State Diagram. Note, for MAX14748, do not remove the battery while the charger is enabled (ChgEn=1).

#### **Precharge**

In precharge and charge termination phases, the boost converter functions as a current-limited voltage source and regulates  $V_{SYS}$  to  $V_{PCHG}$  +400mV. The battery is charged through an internal linear charging path with a maximum precharge current of 500mA (subject to thermal limitations), programmable through I<sup>2</sup>C. The precharge/fast-charge thresholds can be configured through register 0x1E and may not be less than the  $V_{OVP}$  (max).

#### **Fast Charge**

In the fast-charge phase, the boost converter functions as a current source delivering current into the SYS node. The SYS and BAT nodes are shorted together through the BAT-SYS FET, with a nominal resistance of  $13m\Omega$  (typ). The fast-charge current is set by an external resistor, but may be modified by the T\_T\_IFchg[2:0] bits in registers 0x1A and 0x1B. The fast-charge current resistor can be calculated as  $R_{SET} = K_{SET}/I_{FCHG}$ , where  $K_{SET}$  has a typical value of 10000A/A. The range of acceptable resistors for  $R_{SET}$  is  $3.3k\Omega$  to  $100k\Omega$ .

#### **Charge Termination**

During the charge termination phase, the battery current is monitored across the BAT-SYS FET. To prevent a 'false' termination of charge, the charge done condition is qualified by the state of the input current limit; if the input current limit is currently active, the charge done condition is not triggered. The charge done condition is also debounced for 140µs in order to prevent transient system currents from triggering an incorrect done condition.

### **Thermistor Monitoring**

The MAX14748 provides highly programmable thermal/ JEITA charge management. All thermal/JEITA charge configuration parameters are set via the ThermCfg registers 0x1A - 0x1C. The charger is managed by thermal information only if JEITACtrSet = 1.

The battery pack temperature is measured from a divider formed by a pull-up resistor, an optional parallel resistor, and the battery pack thermistor. When required, the pullup resistor is connected to an internal supply through the TPU input, and the voltage on the THM pin is compared to an internal threshold. The supply voltage for the divider is applied to the V<sub>TPU</sub> pin and may be connected to an external supply or to V<sub>CCINT</sub>. The pullup resistor may be complemented with an additional parallel resistor to allow matching to different thermistor nominal values and charging cutoff temperatures, T1, T2, T3, and T4. There are two sets of cutoff temperatures optimized for a thermistor with Beta = 3380 (0°C/10°C/45°C/60°C or 0°C/10°C/25°C/45°C) which can be selected as factory default options. These cutoff temperatures divide the temperature range into three zones, T1\_T2, T2\_T3, and T3 T4. The charger is always turned off at temperatures outside these zones when any thermal monitoring mode is enabled. If the system needs to measure the THM temperature when not charging, the internal pullup switch may be enabled through the JeitaCfgR[1:0] bits.

Charging may be optionally disabled in the T1\_T2 and T3\_T4 zones through the T\_T\_EnSet bits. The charge current in each zone may be modified through T\_T\_IFchg[2:0]. Battery-voltage termination reduction may also be selectively applied through the T\_T\_VFset bits. See Figure 6 for more details.

#### **Weak Battery Operation**

The MAX14748 supports the weak battery provision of the USB 2.0 specification. If an SDP adapter is detected and the battery voltage is less than the precharge threshold, the input current limit is set to 500mA and a 2-minute timer starts. After the 2-minute timer expires, the input current limit is set to zero. Any time during the 2-minute countdown, the system may turn off the weak battery state machine and assert control of the input current limit by setting WeakBatEn to 0.

#### **Battery Detection**

The MAX14748 offers battery detection by detecting the presence of the battery thermistor. If the thermistor is not present, THM is pulled high by the external pullup resistor, and BatDet is set to 0 indicating that the battery is not connected.




Figure 6. Thermistor Monitoring

#### **Deeply Discharged Battery**

Pack protectors that have a diode in series with the battery cell during recovery can cause the BAT voltage to rise above the precharge threshold of the charger. In the battery recovery state, if  $V_{CELL}$  + 0.6V >  $V_{PCHG}$ , the fast-charge state can be entered prematurely, eventually triggering a system fault. To avoid this issue in these pack protectors, ChgEn bit of ChargerCtr1 register (0x1D) can be controlled by the application processor in a manner such that charger does not enter fast charge mode until the battery pack successfully recovers from the deeply discharged state. The recommendation is to set ChgEn to 1 for 60ms to charge the battery in precharge mode followed by resetting ChgEn to 0 for 1ms to prevent the charger from entering fast-charge mode prematurely. This 60ms/1ms combination should be repeated until the battery pack successfully recovers. The total time to a successful recovery can be shortened by using a higher fast-charge current level IFCHG and a higher precharge current setting IPCHG. It is also recommended to use the highest setting for the prequalification threshold VPCHG.

### Integrated USB 2.0 Analog Switch

A high-speed USB switch is integrated to provide the host data access to the connected USB device when an SDP or CDP port is detected. The analog switch may be controlled manually or automatically by configuring the AnSwCntl[1:0] bits in register 0x2F. When the analog switch control is set to the auto control setting then the CDN/CDP pins are connected to TDN/TDP only when a SDP or CDP port is detected. (See <u>I2C Register Descriptions</u> for further details.)

#### **SFOUT LDO**

The SFOUT LDO is powered directly from the CHGIN input and may be used to power a USB transceiver, or as an indicator signal that a SDP/CDP port is present. The LDO will operate with CHGIN voltages greater than  $V_{BDET}$ . The output voltage of SFOUT is selectable as either 5V or 3.3V through the SfOutLvI bit, depending on the system preference. SFOUT may be programmed to turn on automatically when an SDP or CDP is detected, or placed in manual mode and turned on through an I<sup>2</sup>C command. This supply is always available when CHGIN is present.

### **Internal Supplies and Regulators**

The MAX14748 has two internal power supplies:  $V_{CCINT}$  and BREG.  $V_{CCINT}$  and BREG are always present when CHGIN or BAT is present. These supplies share a common source, but bypassed separately. The  $V_{CCINT}$  and BREG supplies require external bypass capacitors and are regulated to a nominal value of 4.3V (typ).

#### **Device Control Interface**

While the MAX14748 is primarily controlled by I<sup>2</sup>C, GPIO control is also offered for specific functions. The following GPIO control signals are provided (note that these signals only apply when CHGIN is present):

- FSUS (Input): Force Suspend. This pin enables the host microcontroller to force the input current limit to zero. When CHGIN is present, a logic-high on the pin causes the input OVP FET at CHGIN to open and the input current to MAX14748 is reduced to less than 2mA. This pin has no effect if FSUSMsk = 1.
- FLTIN (Input): Battery Fault Input. This pin allows the system or battery pack to place the charger into a fault condition using a GPIO pin. See Register 0x35 description for more details.
- 3) CDIR (Open-Drain Output): USB Superspeed MUX control. In USB Type-C plug configurations, it is necessary to detect the orientation of the connector and route the Superspeed lines accordingly. The pin can be used to automatically configure a USB Superspeed MUX according to the orientation information contained in the integrated Type-C detection block. (This information is also available through I<sup>2</sup>C) The

- CDIR output is pulled to GND when the CC1 pin is active on the Type-C connector, otherwise it is high-impedance.
- 4) SYSOK (Open-Drain Output): With CHGIN present, the SYSOK output is asserted if the boost regulator generates a V<sub>SYS</sub> greater than SYS UVLO threshold, V<sub>SYSUVLO</sub>. Otherwise, the output is high-impedance. This pin can be used as wake up the host system from a dead-battery. Note that when V<sub>SYS</sub> falls below the SYS UVLO falling threshold, the input OVP switch is opened as the boost converter cannot operate in this state.
- 5) BVCEN (Open-Drain Output): When CHGIN is present and a Type-C device that requires V<sub>CONN</sub> is found, this pin is asserted. This pin should be connected to the enable pin of the V<sub>CONN</sub> power supply enable. The output of BVCEN is push-pull between GND and V<sub>CCINT</sub>.

## **System Faults**

The MAX14748 monitors the system for faults including OVP Soft Start Timeout, SYS UVLO, Direct Charging Fault, Charger Tlmeout, Forced Charger Fault, Dead Battery, CHGIN OVP. See Table 1b for more details.

**Table 1b. System Faults Summary** 

| FAULT NAME                | EFFECT   | CAUSE DESCRIPTION   | HOW TO RECOVER   | STAUS BIT                  |
|---------------------------|--|---|--|----------------------------|
| OVP Soft-Start<br>TimeOut | System Fault Condition Latched.<br>OVP/Boost/Charger Off | UFP: V <sub>BYP</sub> is not within<br>50mV of V <sub>CHGIN</sub> at Soft Start<br>TimeOut (100ms typ)  | Unplug/Replug Type-C<br>cable or reset device via<br>USBCRSet of Reg 0x30  | SysFit<br>(Reg 0x02)       |
| SYS UVLO                  | System Fault Condition Latched.<br>OVP/Boost/Charger Off | UFP: V <sub>SYS</sub> falls below SYS UVLO threshold while in Boost mode or V <sub>SYS</sub> fails to reach above SYS UVLO threshold within 20ms after V <sub>BYP</sub> rises | Unplug/Replug Type-C<br>cable or resert device via<br>USBCRSet of Reg 0x30 | SysFlt<br>(Reg 0x02)       |
| Direct<br>Charging Fault  | Charger Fault Condition<br>Latched. Charger Off          | UFP: V <sub>BAT</sub> falls below V <sub>PCHG</sub> while in Fast Charge mode   | Cycle ChgEn or treat as<br>System Fault                                    | DirChgFault<br>(Reg 0x05)  |
| Charger<br>Timeout        | Charger Fault Condition<br>Latched. Charger Off          | UFP: Pre-charge or Fast-<br>charge Timer expires  | Cycle ChgEn or treat as<br>System Fault                                    | ChgStat[3:0]<br>(Reg 0x05) |
| Forced<br>Charger Fault   | Charger Off  | UFP: Logic-low applied on FLTIN pin   | Logic-high applied on FLTIN pin  | ChgStat[3:0]<br>(Reg 0x05) |
| Dead Battery              | System Fault Condition Latched.<br>OVP/Boost/Charger Off | UFP: DeadBattery detection<br>enabled and SDP detected:<br>V <sub>BAT</sub> fails to reach above<br>V <sub>PCHG</sub> within 2min   | Treat as System Fault or disable DeadBattery                               | WbChg<br>(Reg 0x02)        |
| CHGIN OVP                 | OVP/Boost/Charger OFF                                    | V <sub>CHGIN</sub> rises above V <sub>OVP</sub>   | Reduce V <sub>CHGIN</sub> below V <sub>OVP_F</sub>                         | ChginOVP<br>(Reg 0x02)     |

## I<sup>2</sup>C Interface

The MAX14748 contains an I<sup>2</sup>C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

### Start, Stop, And Repeated Start Conditions

When writing to the MAX14748 using I<sup>2</sup>C, the master sends a START condition (S) followed by the MAX14748 I<sup>2</sup>C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I<sup>2</sup>C slave. See Figure 7.

Table 2. I2C Slave Addresses

| ADDRESS FORMAT | HEX  | BINARY   |
|----------------|------|----------|
| 7-Bit Slave ID | 0x0A | 0001010  |
| Write Address  | 0x14 | 00010100 |
| Read Address   | 0x15 | 00010101 |




Figure 7. I<sup>2</sup>C START, STOP and REPEATED START Conditions

#### Slave Address

Set the Read/Write bit high to configure the MAX14748 to read mode (Table 2). Set the Read/Write bit low to configure the MAX14748 to write mode. The address is the first byte of information sent to the MAX14748 after the START condition.

#### Bit Transfer

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the <u>Start, Stop, And Repeated Start Conditions</u> section). Both SDA and SCL remain high when the bus is not active.

### Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (Figure 8). The following procedure describes the single byte write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends 8 data bits
- 7) The slave asserts an ACK on the data line
- 8) The master generates a STOP condition




Figure 8. Write Byte Sequence

## **Burst Write**

In this operation, the master sends an address and multiple data bytes to the slave device (Figure 9). The slave device automatically increments the register address after each data byte is sent. The following procedure describes the burst write operation:

- 1) The master sends a START condition.
- 2) The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends eight data bits.
- 7) The slave asserts an ACK on the data line.
- 8) Repeat 6 and 7 N-1 times.
- 9) The master generates a STOP condition.

#### Single-Byte Read

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (Figure 10). The following procedure describes the single byte read operation:

- 1) The master sends a START condition.
- The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends a REPEATED START condition.
- 7) The master sends the 7-bit slave address plus a read bit (high).
- 8) The addressed slave asserts an ACK on the data line.
- 9) The slave sends eight data bits.
- 10) The master asserts a NACK on the data line.
- 11) The master generates a STOP condition.




Figure 9. Burst Write Sequence




Figure 10. Read Byte Sequence

#### **Burst Read**

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (<u>Figure 11</u>). The following procedure describes the burst byte read operation:

- 1) The master sends a START condition.
- The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends a REPEATED START condition.
- 7) The master sends the 7-bit slave address plus a read bit (high).
- 8) The slave asserts an ACK on the data line.

- 9) The slave sends eight data bits.
- 10) The master asserts an ACK on the data line.
- 11) Repeat 9 and 10 N-2 times.
- 12) The slave sends the last eight data bits.
- 13) The master asserts a NACK on the data line.
- 14) The master generates a STOP condition.

## **Acknowledge Bits**

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14748 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (see <a href="Figure 12">Figure 12</a>). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.




Figure 11. Burst Read Sequence




Figure 12. Acknowledge

| REGISTER<br>ADDRESS | REGISTER<br>NAME | R/W   | B7            | B6              | B5            | B4                         | B3                  | B2              | B3               | B0            |
|---------------------|------------------|-------|---------------|-----------------|---------------|----------------------------|---------------------|-----------------|------------------|---------------|
| 00×00               | ChipID           | œ     |               |                 |               | Ċ                          | ChipId[7:0]         |                 |                  |               |
| 0x01                | ChipRev          | œ     |               | Chip            | ChipRevH[3:0] |                            |                     | ChipR           | ChipRevL[3:0]    |               |
| 0×02                | DevStatus1       | œ     | SysFlt        | ChglnOVP        | ILim          | VSysReg                    | ThrmSd150           | ThrmSd120       | BatDet           | WbChg         |
| 0x03                | AICLStatus       | œ     |               | AICLStatus[2:0] |               |                            | <b>d</b>            | AICLCurSet[4:0] |                  |               |
| 0×04                | DevStatus2       | œ     | I             | BattPREQB       | ı             | BypUVLO                    | SysUVLOB            | DCDCILim        | DCDCRunAway      | DCDCPGood     |
| 0x05                | ChgStatus        | œ     | DirChgFault   | ı               | LowPow        | ı                          |                     | ChgS            | ChgStat[3:0]     |               |
| 90×0                | JEITAStatus      | œ     | ı             | ı               | I             | ChgThrmRegCur              | ChgThrmRegVlt       |                 | ChgThrmStat[2:0] |               |
| 0×07                | BCStatus         | ~     | VBUSDet       | ChgTypRun       |               | PrChgTyp[2:0]              |                     | DCDTmo          | ChgTyp[1:0]      | [1:0]         |
| 0×08                | Reserved         | ~     | I             | I               | I             | ı                          | I                   | I               | I                | I             |
| 60×0                | CCStatus1        | œ     | CCPint        | CCPinStat[1:0]  | 100           | CCIStat[1:0]               | CCVcnStat           |                 | CCStat[2:0]      |               |
| 0x0A                | CCStatus2        | œ     | 1             | ı               | I             | ı                          | VSAFE0V             | DetAbrt         | ı                | I             |
| 0x0B                | DevInt1          | COR   | SysFItI       | ChglnOVPI       | lLiml         | VSysRegI                   | ThrmSd1501          | ThrmSd1201      | BatDetl          | WbChgl        |
| 0x0C                | AICLInt          | COR   | I             | AICLI           | ı             | ı                          | I                   | ı               | ı                | ı             |
| 0x0D                | DevInt2          | COR   | I             | BattPREQi       | I             | BypUVLOI                   | SysUVLOI            | I               | I                | DCDCPGoodl    |
| 0x0E                | ChgInt           | COR   | DirChgFaultl  | LowPowRI        | LowPowFl      | ı                          | I                   | ı               | ı                | ChgStatl      |
| 0x0F                | JEITAInt         | COR   | I             | ı               | 1             | ChgThrmRegCurl             | ChgThrmRegVltl      | ı               | ı                | ChgThrmStatl  |
| 0x10                | BCInt            | COR   | VBUSDetl      | ı               | 1             | ChgTypRunFl                | ChgTypRunRl         | PrChgTypl       | DCDTmol          | ChgTypl       |
| 0x11                | CCInt            | COR   | ı             | VSAFEOVI        | DetAbrtl      |                            | CCPinStatl          | CCIStatl        | CCVcnStatl       | CCStatl       |
| 0x12                | DevInt1Mask      | R/W   | SysFitIM      | ChglnOVPIM      | ILimIM        | VSysRegIM                  | ThrmSd150IM         | ThrmSd120IM     | BatDetIM         | WbChgIM       |
| 0x13                | AICLIntMask      | R/W   | I             | AICLIM          | ı             | ı                          | I                   | ı               | I                | I             |
| 0x14                | DevInt2Mask      | R/W   | I             | BattPREQIM      | I             | BypUVLOIM                  | SysUVLOIM           | DCDCILimIM      | DCDCRunAwayIM    | DCDCPGoodIM   |
| 0x15                | ChglntMask       | R/W   | DirChgFaultlM | LowPowRIM       | LowPowFIM     | I                          | ı                   | ı               | I                | ChgStatIM     |
| 0x16                | JEITAIntMask     | R/W   | I             | I               | I             | ChgThrmReg<br>CurlM        | ChgThrmReg<br>VItIM | I               | I                | ChgThrmStatIM |
| 0x17                | BCIntMask        | R/W   | VBUSDetIM     | ı               | ı             | ChgTypRunFIM               | ChgTypRunRIM        | PrChgTypIM      | DCDTmolM         | ChgTypIM      |
| 0x18                | CCIntMask        | R/W   | 1             | VSAFE0VIM       | DetAbrtIM     | I                          | CCPinStatIM         | CCIStatIM       | CCVcnStatIM      | CCStatIM      |
| 0x19                | LED_CTRL         | R/W   | I             | ı               | ı             | ı                          | I                   | ı               | LEDCtrl          | LEDManual     |
| 0x1A                | ThermaCfg1       | R/W   |               | T1T2IFchg[2:0]  |               |                            | T2T3IFchg[2:0]      |                 | JeitaCfgR[1:0]   | R[1:0]        |
| 0x1B                | ThermaCfg2       | R/W   |               | T3T4IFchg[2:0]  |               | ı                          | T3T4ENset           | T1T2ENset       | T3T4VFset        | T1T2VFset     |
| 0x1C                | ThermaCfg3       | R/W   | ı             | ı               | -             | ı                          | ı                   | ı               | JEITACtrSet      | WarmCoolSel*  |
| 0x1D                | ChargerCtrl1     | R/W** | ChgAutoStp    | BatReC          | BatReChg[1:0] | FreshBatDis<br>(MAX14748B) | I                   | Batl            | BatReg[1:0]      | ChgEn         |
| - T-1               |                  |       |               |                 |               |                            |                     |                 |                  |               |

| ed     |
|--------|
| 2      |
| 를      |
| Ö      |
| 9      |
| ap     |
| Ë      |
| e      |
| st     |
| g      |
| Re     |
| O      |
| N      |
| —<br>ლ |
| 0      |
| 0      |

|                     |                  |          | b (          | (                   |                 |               |                |                 |                                |                    |
|---------------------|------------------|----------|--------------|---------------------|-----------------|---------------|----------------|-----------------|--------------------------------|--------------------|
| REGISTER<br>ADDRESS | REGISTER<br>NAME | R/W      | B7           | B6                  | B5              | B4            | B3             | B2              | B1                             | B0                 |
| 0x1F                | ChargerCtrl3     | R/W*     | ı            | ChgAutoSta          | MtChç           | MtChgTmr[1:0] | FChgTmr[1:0]   | r[1:0]          | PChgTmr[1:0]                   | nr[1:0]            |
| 0x20                | ChargerCtrl4     | R/W*     |              | WeakBatStat[2:0]*   | *               | ı             | I              | WeakBatEn       | I                              | ı                  |
| 0x21                | CurLimCtrl       | R/W      | CurLim1Frc   | FSUSMsk             |                 |               |                | CurLim1Set[4:0] |                                |                    |
| 0x22                | CurLimStatus     | œ        |              | CurLim2Rb[2:0]      |                 |               | 0)             | SpvChglLim[4:0] |                                |                    |
| 0x23                | BBCFG1           | R/W*     |              | Boost               | BoostRComp[3:0] |               | I              | ı               | I                              | ı                  |
| 0x24                | BBCFG2           | R/W*     | ı            | ı                   | ı               | BBFrcZX       |                | BuckV           | BuckVSet[3:0]                  |                    |
| 0x25                | BCCtrl1          | R/W      | DCD2s        | SfOutLvI            | 1               | ADC3PDet      | SfOutCtrl[1:0] | 1[1:0]          | ChgDetMan                      | ChgDetEn           |
| 0x26                | Reserved         | 82       | ı            | I                   | I               | Ι             | I              | ı               | -                              | ı                  |
| 0x27                | CCCtrl1          | R/W      | 1            | ı                   | ı               | CCSrcSnk      | CCSnkSrc       | CCDbgEn         | CCAudEn                        | CCDetEn            |
| 0x28                | CCCtrl2          | R/W      | CCForceError | SnkAttached<br>Lock | CCSnkSrcSwp     | CCSrcSnkSwp   | CCVcnSwp       | CCVcnEn         | CCSrcRst                       | CCSnkRst           |
| 0x29                | CCCtrl3          | R/W      | I            | I                   | I               | _             | CCTrySnk       | CCPreferSnk     | CCDRPPhase[1]<br>CCDRPPhase[0] | hase[1]<br>hase[0] |
| 0x2A                | CHGINILim1       | <u>~</u> | ı            |                     |                 |               | CHGINILim[6:0] |                 |                                |                    |
| 0x2B                | CHGINILim2       | R/W      | ı            | ı                   | ı               | _             | CHGINILimGate  | SDPM            | SDPMaxCur[1:0]                 | CDPMaxCur          |
| 0x2C                | AICLCFG1         | R/W      | AICLEn       | I                   | I               | I             | I              |                 |                                | AICLAbort          |
| 0x2D                | AICLCFG2         | R/W      |              | BYPUVLO[2:0]        |                 |               |                | AICLMaxl[4:0]   |                                |                    |
| 0x2E                | AICLCFG3         | R/W      | ı            | I                   | I               | BYPDeb        | AICLTBIK[1:0]  | (1:0]           | AICLTStep[1:0]                 | [0:1]de            |
| 0x2F                | DPDNSw           | R/W      | ı            | I                   | ı               | -             | ı              | ı               | AnSwCntl[1:0]                  | nt[[1:0]           |
| 0x30                | Others           | R/W      | ı            | ı                   | ı               | _             | -              | ı               | I                              | USBCRset           |
| 0x31                | Reserved         | <b>X</b> | ı            | ı                   | ı               | _             | ı              | ı               | I                              | ı                  |
| 0x32                | Reserved         | Я        | ı            | ı                   | ı               | _             | -              | ı               | I                              | ı                  |
| 0x33                | LowPow           | R/W      | LowPowEn     | I                   | ı               | _             | ı              | ı               | I                              | LowPowAbort        |
| 0x34                | Reserved         | α.       | -            | 1                   | I               | _             | _              | ı               | I                              | 1                  |
| 0x35                | FLTSel           | R/W      | FLTSel       | FLTSelect[1:0]      | I               | I             | I              | ı               | I                              | I                  |
|                     |                  |          |              |                     |                 |               |                |                 |                                |                    |

Note:

COR = Clear-on-read
\* Read Only
\*\* Read Only if WriteProtect is enabled (See Table 61).
- Reserved bits must not be modified from their default states to ensure proper operation.

# I<sup>2</sup>C Register Descriptions

# Table 4. ChipID Register (0x00)

| ADDRESS:    | 0x00           |                |                 |                 |             |   |   |   |
|-------------|----------------|----------------|-----------------|-----------------|-------------|---|---|---|
| MODE:       | Read Only      |                |                 |                 |             |   |   |   |
| BIT         | 7              | 6              | 5               | 4               | 3           | 2 | 1 | 0 |
| NAME        |                |                |                 | Chipl           | d[7:0]      |   |   |   |
| ChipId[7:0] | Chipld[7:0] bi | ts show inforn | nation about th | e version of th | e MAX14748. |   |   |   |

#### **Table 5. ChipRev Register (0x01)**

| ADDRESS:      | 0x01         |                 |                |                   |               |             |          |   |
|---------------|--------------|-----------------|----------------|-------------------|---------------|-------------|----------|---|
| MODE:         | Read Only    |                 |                |                   |               |             |          |   |
| BIT           | 7            | 6               | 5              | 4                 | 3             | 2           | 1        | 0 |
| NAME          |              | ChipRe          | evH[3:0]       |                   |               | ChipRe      | evL[3:0] |   |
| ChipRevH[3:0] | ChipRevH[3:0 | )] bits show in | formation abo  | ut the revision   | of the MAX147 | 48 silicon. |          |   |
| ChipRevL[3:0] | ChipRevL[3:0 | ] bits show in  | formation abou | ut the revision o | of the MAX147 | 48 silicon. |          |   |

#### Table 6. DevStatus1 Register (0x02)

| ADDRESS:  | 0x02  |   |          |                                    |           |           |        |       |  |  |
|-----------|---|---|----------|------------------------------------|-----------|-----------|--------|-------|--|--|
| MODE:     | Read Only                                       |   |          |                                    |           |           |        |       |  |  |
| BIT       | 7   | 6   | 5        | 4                                  | 3         | 2         | 1      | 0     |  |  |
| NAME      | SysFlt  | ChgInOVP  | ILim     | VSysReg                            | ThrmSd150 | ThrmSd120 | BatDet | WbChg |  |  |
| SysFlt    | 0 = System v                                    | System Fault 0 = System voltage is normal 1 = SYS voltage below SYS UVLO Threshold and the condition latched. |          |                                    |           |           |        |       |  |  |
| ChglnOVP  | 0 = CHGIN (                                     | CHGIN Overvoltage Protection Flag 0 = CHGIN OVP not active 1 = CHGIN OVP active                               |          |                                    |           |           |        |       |  |  |
| ILim      | 0 = CHGIN i                                     | Input Current Limiting 0 = CHGIN input current within limit 1 = CHGIN input in current limit                  |          |                                    |           |           |        |       |  |  |
| VSysReg   | 0 = SYS volt                                    |   |          | shold and boost<br>hold or Boost n |           |           |        |       |  |  |
| ThrmSd150 |   | tdown<br>n normal operat<br>n thermal shutd   |          | 150°C)                             |           |           |        |       |  |  |
| ThrmSd120 |   | rm<br>n normal operat<br>T <sub>DIE</sub> < 150°C   | ion Mode |                                    |           |           |        |       |  |  |
| BatDet    | Status of Bar<br>0 = No batte<br>1 = Battery of | •   |          |                                    |           |           |        |       |  |  |
| WbChg     |   | y Charging<br>attery Charge T<br>attery Charge T  |          | or not running                     |           |           |        |       |  |  |

# Table 7. AICLStatus Register (0x03)

| ADDRESS:        | 0x03  |   |          |  |  |  |  |  |  |  |  |
|-----------------|---|---|----------|--|--|--|--|--|--|--|--|
| MODE:           | Read Only   |   |          |  |  |  |  |  |  |  |  |
| BIT             | 7   | 7 6 5 4 3 2 1 0   |          |  |  |  |  |  |  |  |  |
| NAME            | ,   | AICLStatus[2:0] AICLCurSet[4:0]   |          |  |  |  |  |  |  |  |  |
| AICLStatus[2:0] | 001 = AICL F<br>010 = AICL II<br>011 = AICL B<br>100 = AICL I         | AICL Status  000 = AICL Off  001 = AICL Precheck  010 = AICL Increment  011 = AICL Blank  100 = AICL Idle  101 = AICL No Connection |          |  |  |  |  |  |  |  |  |
| AICLCurSet[4:0] | Current limit<br>0 = 100mA<br>1 = 200mA<br><br>30 = 3.1A<br>31 = 3.2A | set by AICL (if   | factive) |  |  |  |  |  |  |  |  |

# Table 8. DevStatus2 Register (0x04)

| ADDRESS:    | 0x04  |  |                                    |         |                 |             |                       |            |  |
|-------------|---|--|------------------------------------|---------|-----------------|-------------|-----------------------|------------|--|
| MODE:       | Read  | Only   |                                    |         |                 |             |                       |            |  |
| BIT         | 7   | 6  | 5                                  | 4       | 3               | 2           | 1                     | 0          |  |
| NAME        | -   | BattPREQB  | -                                  | BypUVLO | SysUVLOB        | DCDCILim    | DCDCRunAway           | DCDCPGood  |  |
| BattPREQB   | Battery<br>0 = V <sub>B</sub>   | $V_{BAT}$ vs. $V_{PCHG}$ ( $V_{PCHG}$ programmable from 5.7V to 6.4V, BattPreqB status is NOT valid while the Weak Battery 2min timer is running.) $0 = V_{BAT}$ below $V_{PCHG}$ threshold $1 = V_{BAT}$ above $V_{PCHG}$ threshold |                                    |         |                 |             |                       |            |  |
| BypUVLO     | 0 = V <sub>B</sub>  | $V_{\rm BYP}$ vs. $V_{\rm BYPUVLO}$ ( $V_{\rm BYPUVLO}$ programmable from 3.8V to 4.5V) 0 = $V_{\rm BYP}$ above $V_{\rm BYPUVLO}$ the shold 1 = $V_{\rm BYP}$ below $V_{\rm BYPUVLO}$ the shold                                      |                                    |         |                 |             |                       |            |  |
| SysUVLOB    | mode v  | vs. V <sub>SYSUVLO</sub> (<br>with CHGIN pre<br><sub>SYS</sub> below V <sub>SYS</sub><br><sub>SYS</sub> above V <sub>SYS</sub>   | esent))<br><sub>UVLO</sub> thresho | ld      | from 6.1V to 6. | 8V, SysUVLO | B status is only vali | d in boost |  |
| DCDCILim    | 0 = No  | se Buck Conver<br>ormal Operation<br>ock current limit   |                                    |         |                 |             |                       |            |  |
| DCDCRunAway | Reverse Buck Converter Runaway Status 0 = Normal Operation 1 = Buck runaway is asserted |  |                                    |         |                 |             |                       |            |  |
| DCDCPGood   | 0 = Bu  | se Buck Conver<br>ck regulated va<br>ormal operation   | _                                  |         | t value         |             |                       |            |  |

# Table 9. ChgStatus Register (0x05)

| ADDRESS:     | 0x05   |  |  |   |              |      |           |   |
|--------------|--|--|--|---|--------------|------|-----------|---|
| MODE:        | Read Only  |  |  |   |              |      |           |   |
| BIT          | 7  | 6  | 5  | 4                                       | 3            | 2    | 1         | 0 |
| NAME         | DirChgFault  | -  | LowPow   | -                                       |              | ChgS | Stat[3:0] |   |
| DirChgFault  | Direct charging f<br>0 = Device in no<br>1 = V <sub>BAT</sub> drops l  | rmal operation   |  | y is in supp                            | olement mode | e.   |           |   |
| LowPow       | Low Power Mod<br>0 = Not In Low F<br>1 = In Low Power  | ower Mode  |  |   |              |      |           |   |
| ChgStat[3:0] | Status of Charge<br>0000 = Charger<br>0001 = Charging<br>0010 = Pre-char<br>0011 = Fast-cha<br>0100 = Fast-cha<br>0101 = Maintain<br>0110 = Maintain<br>0111 = Charger i<br>1000 = Battery F | off  Just suspended  Just susp | ss<br>current mod<br>t voltage mod<br>ogress<br>n (see state o | e in progre<br>le in progre<br>liagram) | ss           | m)   |           |   |

# Table 10. JEITAStatus Register (0x06)

| ADDRESS:         | 0x06   |  |   |  |               |              |               |     |
|------------------|--|--|---|--|---------------|--------------|---------------|-----|
| MODE:            | Read On  | nly  |   |  |               |              |               |     |
| BIT              | 7  | 6  | 5   | 4  | 3             | 2            | 1             | 0   |
| NAME             | -  | -  | -   | ChgThrmRegCur  | ChgThrmRegVlt | Ch           | :0]           |     |
| ChgThrmRegCur    | 0 = Not c  | FastCharge Current reduced due to JEITA status 0 = Not changed 1 = Reduced |   |  |               |              |               |     |
| ChgThrmRegVIt    | Battery F<br>0 = Not 0<br>1 = Redu   | Changed  | Voltage re                                | educed due to JEITA sta  | atus          |              |               |     |
| ChgThrmStat[2:0] | 000 = T < 001 = T1<br>010 = T2<br>011 = T3<br>100 = T > 101 = No<br>thermistor<br>110 = NT | < T < T2<br>< T < T3<br>< T < T4<br>> T4<br>o thermistori<br>TC input di   | or detected<br>ng, this mo<br>sabled thro | (THM high due to exte<br>ode may not function pr<br>ough ThermEn.<br>to CHGIN not present. | operly.       | parallel res | istor is used | for |

# Table 11. BCStatus Register (0x07)

| ADDRESS:      | 0x09  |   |              |            |              |                    |             |              |
|---------------|---|---|--------------|------------|--------------|--------------------|-------------|--------------|
| MODE:         | Read Only   |   |              |            |              |                    |             |              |
| BIT           | 7   | 6   | 5            | 4          | 3            | 2                  | 1           | 0            |
| NAME          | VBUSDet   | ChgTypRun   |              | PrChgTyp[2 | 0]           | DCDTmo             | ChgT        | yp[1:0]      |
| VBUSDet       | Status of CHO 0 = VCHGIN < 1 = VCHGIN >   |   |              |            |              |                    |             |              |
| ChgTypRun     | Charger Dete<br>0 = Not Runn<br>1 = Running   | ection Running S<br>ing   | tatus        |            |              |                    |             |              |
| PrChgTyp[2:0] | Output of Pro<br>000 = Unknow<br>001 = Samsu<br>010 = Apple 0<br>011 = Apple 1<br>100 = Apple 2<br>101 = Apple 1<br>110 = 3A DCF<br>111 = RFU | ng 2A<br>0.5A<br>IA<br>2A<br>12W  | - Detection  |            |              |                    |             |              |
| DCDTmo        | continues as  | required by BC1<br>out or detection r   | .2, but SDP  |            |              | ndicating D+/D- an | e open. BC1 | .2 detection |
| ChgTyp[1:0]   | 00 = Nothing<br>01 = SDP, US<br>10 = CDP, Ch  | arger Detection<br>attached<br>SB Cable attache<br>narging Downstre<br>edicated Charger | eam Port (cı |            | s on USB ope | erating speed)     |             |              |

#### Table 12. Reserved Register (0x08)

| ADDRESS: | 0x08      |   |   |   |   |   |   |   |
|----------|-----------|---|---|---|---|---|---|---|
| MODE:    | Read Only |   |   |   |   |   |   |   |
| BIT      | 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME     | -         | - | - | - | - | - | - | - |

# Table 13. CCStatus1 Register (0x09)

| ADDRESS:       | 0x09  |                          |              |             |           |   |             |   |  |
|----------------|---|--------------------------|--------------|-------------|-----------|---|-------------|---|--|
| MODE:          | Read Only   |                          |              |             |           |   |             |   |  |
| BIT            | 7   | 6                        | 5            | 4           | 3         | 2 | 1           | 0 |  |
| NAME           | CCPins  | Stat[1:0]                | CC           | SIStat      | CCVcnStat |   | CCStat[2:0] |   |  |
| CCPinStat[1:0] | Status of Act<br>00 = No Dete<br>01 = CC1 Ac<br>10 = CC2 Ac<br>11 = RFU   | ermination<br>tive       |              |             |           |   |             |   |  |
| CCIStat        | CC Pin Dete<br>00 = Not in U<br>01 = 500mA<br>10 = 1.5A<br>11 = 3.0A  |                          | BUS Current  | in UFP mode |           |   |             |   |  |
| CCVcnStat      | Status of VC<br>0 = VCONN<br>1 = VCONN  | Disabled                 |              |             |           |   |             |   |  |
| CCStat[2:0]    | Output of CC<br>000 = No Co<br>001 = UFP<br>010 = DFP<br>011 = Audio of<br>100 = Debug<br>101 = Error<br>110 = Disable<br>111 = RFU | Accessory<br>J Accessory | State Machin | ne          |           |   |             |   |  |

# Table 14. CCStatus2 Register (0x0A)

| ADDRESS: | 0x0A   |  |                                  |                                 |  |                                      |               |   |
|----------|--|--|----------------------------------|---------------------------------|--|--------------------------------------|---------------|---|
| MODE:    | Read Only  |  |                                  |                                 |  |                                      |               |   |
| BIT      | 7  | 6  | 5                                | 4                               | 3  | 2                                    | 1             | 0 |
| NAME     | -  | -  | -                                | -                               | VSAFE0V  | DetAbrt                              | -             | - |
| VSAFE0V  | Status of VB<br>0 = V <sub>CHGIN</sub> ·<br>1 = V <sub>CHGIN</sub> · | < VSAFE0V  | (Valid only in A                 | Attached.SRC_                   | _CCx, Attached   | I.SNK_CCx sta                        | ite)          |   |
| DetAbrt  | 1 = Charger<br>VBUS is valid   | Detection runs<br>Detection is at<br>d for the debou | oorted by Type<br>ince time. Chg | -C State Mach<br>DetMan bit all | is valid for the<br>nine. Charger do<br>ows manual ru<br>the in-progress | etection will rur<br>n of charger de | n if ChgDetEn |   |

# Table 15. DevInt1 Register (0x0B)

| ADDRESS:   | 0x0B            |   |               | ,        |                                    |            |         |        |  |  |
|------------|-----------------|---|---------------|----------|------------------------------------|------------|---------|--------|--|--|
| MODE:      | Clear On Rea    | d   |               |          |                                    |            |         |        |  |  |
| BIT        | 7               | 6   | 5             | 4        | 3                                  | 2          | 1       | 0      |  |  |
| NAME       | SysFltI         | ChglnOVPI   | lLiml         | VSysRegI | ThrmSd150I                         | ThrmSd120I | BatDetl | WbChgI |  |  |
| SysFltI    | 0 = Status of S | SysFlt status change interrupt.  0 = Status of SysFlt has NOT changed since the last time SysFltl was read  1 = Status of SysFlt has changed since the last time SysFltl was read       |               |          |                                    |            |         |        |  |  |
| ChglnOVPI  | 0 = Status of 0 | ChgInOVP status change interrupt.  = Status of ChgInOVP has NOT changed since the last time ChgInOVPI was read  = Status of ChgInOVP has changed since the last time ChgInOVPI was read |               |          |                                    |            |         |        |  |  |
| ILimI      | 0 = Status of I | Lim status change interrupt.<br>D = Status of ILim has NOT changed since the last time ILimI was read<br>1 = Status of ILim has changed since the last time ILimI was read              |               |          |                                    |            |         |        |  |  |
| VSysRegI   | 0 = Status of \ |   | OT changed s  |          | ne VSysRegI wa<br>SysRegI was read |            |         |        |  |  |
| ThrmSd150I | 0 = Status of T |   | NOT change    |          | time ThrmSd150<br>ThrmSd150I was   |            |         |        |  |  |
| ThrmSd120I | 0 = Status of T |   | NOT change    |          | time ThrmSd120<br>ThrmSd120I was   |            |         |        |  |  |
| BatDetI    | 0 = Status of E | BatDet status change interrupt.  0 = Status of BatDet has NOT changed since the last time BatDetI was read  1 = Status of BatDet has changed since the last time BatDetI was read       |               |          |                                    |            |         |        |  |  |
| WbChgI     | 0 = Status of V | change interru<br>WbChg has NO<br>WbChg has cha   | T changed sir |          | e WbChgl was re<br>Chgl was read   | ad         |         |        |  |  |

# Table 16. AICLInt Register (0x0C)

| ADDRESS: | 0x0C          |               |   |   |   |   |   |   |  |  |  |
|----------|---------------|---------------|---|---|---|---|---|---|--|--|--|
| MODE:    | Clear On Re   | Clear On Read |   |   |   |   |   |   |  |  |  |
| BIT      | 7             | 6             | 5   | 4 | 3 | 2 | 1 | 0 |  |  |  |
| NAME     | -             | AICLI         | -   | - | - | - | - | - |  |  |  |
| AICLI    | 0 = Status of |               | nterrupt.<br>s NOT change<br>s changed sinc |   |   |   |   |   |  |  |  |

# Table 17. DevInt2 Register (0x0D)

| ADDRESS:     | 0x0D          |  |            |          |          |           |              |            |  |  |  |
|--------------|---------------|--|------------|----------|----------|-----------|--------------|------------|--|--|--|
| MODE:        | Clear On Re   | ad   |            |          |          |           |              |            |  |  |  |
| BIT          | 7             | 6  | 5          | 4        | 3        | 2         | 1            | 0          |  |  |  |
| NAME         | -             | BattPREQI  | _          | BypUVLOI | SysUVLOI | DCDCILimI | DCDCRunAwayl | DCDCPGoodl |  |  |  |
| BattPREQI    | 0 = Status of | BattPREQ status change interrupt.  SattPREQ status of BattPREQ has NOT changed since the last time BattPREQI was read  Status of BattPREQ has changed since the last time BattPREQI was read                             |            |          |          |           |              |            |  |  |  |
| BypUVLOI     | 0 = Status of | BypUVLO status change interrupt.  SypUVLO status change interrupt.  SypUVLO status of BypUVLO has NOT changed since the last time BypUVLOI was read  Status of BypUVLO has changed since the last time BypUVLOI was read |            |          |          |           |              |            |  |  |  |
| SysUVLOI     | 0 = Status of | atus change int<br>SysUVLO has<br>SysUVLO has  | NOT chang  |          |          |           | ead          |            |  |  |  |
| DCDCILimI    | 0 = Status of | atus change in<br>DCDCILim ha<br>DCDCILim ha   | s NOT chan |          |          |           | read         |            |  |  |  |
| DCDCRunAwayI | 0 = Status of | DCDCRunAway status change interrupt.  0 = Status of DCDCRunAway has NOT changed since the last time DCDCRunAway was read  1 = Status of DCDCRunAway has changed since the last time DCDCRunAway was read                 |            |          |          |           |              |            |  |  |  |
| DCDCPGoodl   | 0 = Status of | DCDCPGood status change interrupt.  0 = Status of DCDCPGood has NOT changed since the last time DCDCPGoodl was read  1 = Status of DCDCPGood has changed since the last time DCDCPGoodl was read                         |            |          |          |           |              |            |  |  |  |

#### **Table 18. ChgInt Register (0x0E)**

| ADDRESS:     | 0x0E   |  |                   |   |   |   |   |   |  |  |  |  |
|--------------|--|--|-------------------|---|---|---|---|---|--|--|--|--|
| MODE:        | Clear On Read  |  |                   |   |   |   |   |   |  |  |  |  |
| BIT          | 7  | 6  | 5                 | 4 | 3 | 2 | 1 | 0 |  |  |  |  |
| NAME         | DirChgFaultl   | DirChgFaultI LowPowRI LowPowFI ChgS  |                   |   |   |   |   |   |  |  |  |  |
| DirChgFaultl | 0 = Status of DirCho   | DirChgFault status change interrupt.  0 = Status of DirChgFault has NOT changed since the last time DirChgFaultI was read  1 = Status of DirChgFault has changed since the last time DirChgFaultI was read |                   |   |   |   |   |   |  |  |  |  |
| LowPowRI     | 0 = LowPow bit rise  | LowPow Rising Edge interrupt.  0 = LowPow bit rise edge has NOT occurred since the last time LowPowRI was read  1 = LowPow bit rise edge has occurred since the last time LowPowRI was read                |                   |   |   |   |   |   |  |  |  |  |
| LowPowFI     | LowPow Falling Edg<br>0 = LowPow bit fallin<br>1 = LowPow bit fallin | ng edge has NO   |                   |   |   |   |   |   |  |  |  |  |
| ChgStatl     | ChgStat[3:0] status<br>0 = Status of ChgSt<br>1 = Status of ChgSt    | at[3:0] has NOT  | changed since the |   | U |   |   |   |  |  |  |  |

# Table 19. JEITAInt Register (0x0F)

| ADDRESS:       | 0x0   | 0x0F   |           |   |   |  |  |  |  |  |  |  |  |
|----------------|-------|--|-----------|---|---|--|--|--|--|--|--|--|--|
| MODE:          | Clea  | Clear On Read  |           |   |   |  |  |  |  |  |  |  |  |
| BIT            | 7     | 6 5 4 3 2 1 0  |           |   |   |  |  |  |  |  |  |  |  |
| NAME           | -     | ChgThrmRegCurl ChgThrmRegVltl ChgThrn  |           |   |   |  |  |  |  |  |  |  |  |
| ChgThrmRegCurl | 0 = 3 | ChgThrmRegCur status change interrupt.<br>0 = Status of ChgThrmRegCur has NOT changed since the last time ChgThrmRegCurl was read<br>1 = Status of ChgThrmRegCur has changed since the last time ChgThrmRegCurl was read |           |   |   |  |  |  |  |  |  |  |  |
| ChgThrmRegVItI | 0 = 8 | Status of C  | hgThrmRe  | ange interrupt.<br>gVlt has NOT changed s<br>gVlt has changed since       |   |  |  |  |  |  |  |  |  |
| ChgThrmStatl   | 0 = 8 | Status of C  | hgThrmSta | change interrupt.<br>at[2:0] has NOT changed<br>at[2:0] has changed since | _ |  |  |  |  |  |  |  |  |

# Table 20. BCInt Register (0x10)

| ADDRESS:    | 0x10  |   |            |   |             |           |         |         |  |
|-------------|---|---|------------|---|-------------|-----------|---------|---------|--|
| MODE:       | Clear On R  | ead   |            |   |             |           |         |         |  |
| BIT         | 7   | 6   | 5          | 4   | 3           | 0         |         |         |  |
| NAME        | VBUSDetI  | -   | -          | ChgTypRunFl                                   | ChgTypRunRI | PrChgTypl | DCDTmol | ChgTypl |  |
| VBUSDetl    | 0 = Status o  | BUSDet status change interrupt. = Status of VBUSDet has NOT changed since the last time VBUSDetI was read = Status of VBUSDet has changed since the last time VBUSDetI was read                               |            |   |             |           |         |         |  |
| ChgTypRunFI | 0 = ChgTyp  | ChgTypRun Falling Edge interrupt.  = ChgTypRun bit falling edge has NOT occurred since the last time ChgTypRunFl was read  = ChgTypRun bit falling edge has occurred since the last time ChgTypRunFl was read |            |   |             |           |         |         |  |
| ChgTypRunRl | 0 71  | Run bit ris   | ing edge l | pt.<br>nas NOT occurred<br>nas occurred since |             | 0 71      |         |         |  |
| PrChgTypl   |   | f PrChgTy   | p has NO   | pt.<br>T changed since thanged since than     | _           |           |         |         |  |
| DCDTmol     | 0 = Status o  | DCDTmo status change interrupt.  0 = Status of DCDTmo has NOT changed since the last time DCDTmol was read  1 = Status of DCDTmo has changed since the last time DCDTmol was read                             |            |   |             |           |         |         |  |
| ChgTypl     | ChgTyp status change interrupt.  0 = Status of ChgTyp has NOT changed since the last time ChgTypl was read  1 = Status of ChgTyp has changed since the last time ChgTypl was read |   |            |   |             |           |         |         |  |

# Table 21. CCInt Register (0x11)

| ADDRESS:   | 0x11            |  |               |   |                                     |          |            |         |  |  |
|------------|-----------------|--|---------------|---|-------------------------------------|----------|------------|---------|--|--|
| MODE:      | Clear On Rea    | d  |               |   |                                     |          |            |         |  |  |
| BIT        | 7               | 6  | 5             | 4 | 3                                   | 2        | 1          | 0       |  |  |
| NAME       | -               | VSAFE0VI   | DetAbrtl      | - | CCPinStatl                          | CCIStatl | CCVcnStatl | CCStatl |  |  |
| VSAFE0VI   | 0 = Status of \ | VSAFE0V status change interrupt. 0 = Status of VSAFE0V has NOT changed since the last time VSAFE0VI was read 1 = Status of VSAFE0V has changed since the last time VSAFE0VI was read             |               |   |                                     |          |            |         |  |  |
| DetAbrtl   | 0 = Status of [ |  | T changed si  |   | ne DetAbrtI was<br>etAbrtI was read | read     |            |         |  |  |
| CCPinStatl | 0 = Status of 0 |  | NOT changed   |   | t time CCPinStat<br>CCPinStatI was  |          |            |         |  |  |
| CCIStatl   | 0 = Status of 0 |  | OT changed si |   | me CCIStatI was<br>CIStatI was read |          |            |         |  |  |
| CCVcnStatl | 0 = Status of 0 | CCVcnStat status change interrupt.  0 = Status of CCVcnStat has NOT changed since the last time CCVcnStatl was read  1 = Status of CCVcnStat has changed since the last time CCVcnStatl was read |               |   |                                     |          |            |         |  |  |
| CCStatl    | 0 = Status of 0 | CCStat status change interrupt.  0 = Status of CCStat has NOT changed since the last time CCStatl was read  1 = Status of CCStat has changed since the last time CCStatl was read                |               |   |                                     |          |            |         |  |  |

#### Table 22. DevInt1Mask Register (0x12)

| ADDRESS:    | 0x12                                      |               |        |           |             |             |          |         |  |  |  |
|-------------|---|---------------|--------|-----------|-------------|-------------|----------|---------|--|--|--|
| MODE:       | Read/Write                                |               |        |           |             |             |          |         |  |  |  |
| BIT         | 7   | 6             | 5      | 4         | 3           | 2           | 1        | 0       |  |  |  |
| NAME        | SysFltIM                                  | ChglnOVPIM    | ILimIM | VSysRegIM | ThrmSd150IM | ThrmSd120IM | BatDetIM | WbChgIM |  |  |  |
| SysFitIM    | SysFltI Interru<br>1 = Mask<br>0 = Unmask |               |        |           |             |             |          |         |  |  |  |
| ChglnOVPIM  | ChglnOVPI In<br>1 = Mask<br>0 = Unmask    |               |        |           |             |             |          |         |  |  |  |
| ILimIM      | ILiml Interrupt 1 = Mask 0 = Unmask       |               |        |           |             |             |          |         |  |  |  |
| VSysRegIM   | VSysRegI Inte<br>1 = Mask<br>0 = Unmask   | errupt Mask   |        |           |             |             |          |         |  |  |  |
| ThrmSd150IM | ThrmSd150I II<br>1 = Mask<br>0 = Unmask   | nterrupt Mask |        |           |             |             |          |         |  |  |  |
| ThrmSd120IM | ThrmSd120I II<br>1 = Mask<br>0 = Unmask   | nterrupt Mask |        |           |             |             |          |         |  |  |  |
| BatDetIM    | BatDetl Interru<br>1 = Mask<br>0 = Unmask | upt Mask      |        |           |             |             |          |         |  |  |  |
| WbChgIM     | WbChgl Interr<br>1 = Mask<br>0 = Unmask   | upt Mask      |        |           |             |             |          |         |  |  |  |

#### Table 23. AICLIntMask Register (0x13)

| ADDRESS: | 0x13                                    |            |   |   |   |   |   |   |  |  |  |
|----------|---|------------|---|---|---|---|---|---|--|--|--|
| MODE:    | Read/Write                              | Read/Write |   |   |   |   |   |   |  |  |  |
| BIT      | 7                                       | 6          | 5 | 4 | 3 | 2 | 1 | 0 |  |  |  |
| NAME     | -                                       | AICLIM     | - | - | - | - | - | - |  |  |  |
| AICLIM   | AICLI Interru<br>1 = Mask<br>0 = Unmask | pt Mask    |   |   |   |   |   |   |  |  |  |

# Table 24. DevInt2Mask Register (0x14)

| ADDRESS:      | 0x14                         | 0x14  |         |           |           |            |               |             |  |  |  |  |  |
|---------------|------------------------------|---|---------|-----------|-----------|------------|---------------|-------------|--|--|--|--|--|
| MODE:         | Read/V                       | Vrite   |         |           |           |            |               |             |  |  |  |  |  |
| BIT           | 7                            | 6   | 5       | 4         | 3         | 2          | 1             | 0           |  |  |  |  |  |
| NAME          | -                            | BattPREQIM                                      | -       | BypUVLOIM | SysUVLOIM | DCDCILimIM | DCDCRunAwayIM | DCDCPGoodIM |  |  |  |  |  |
| BattPREQIM    | 1 = Ma                       | attPREQI Interrupt Mask<br>= Mask<br>= Unmask   |         |           |           |            |               |             |  |  |  |  |  |
| BypUVLOIM     | 1 = Ma                       | sypUVLOI Interrupt Mask = Mask = Unmask         |         |           |           |            |               |             |  |  |  |  |  |
| SysUVLOIM     | SysUVI<br>1 = Mas<br>0 = Unr |   | 1ask    |           |           |            |               |             |  |  |  |  |  |
| DCDCILimIM    | DCDCI<br>1 = Mas<br>0 = Unr  |   | Mask    |           |           |            |               |             |  |  |  |  |  |
| DCDCRunAwayIM | 1 = Ma                       | DCDCRunAwayl Interrupt Mask 1 = Mask 0 = Unmask |         |           |           |            |               |             |  |  |  |  |  |
| DCDCPGoodIM   | DCDCF<br>1 = Mas<br>0 = Unr  |   | pt Mask |           |           |            |               |             |  |  |  |  |  |

# Table 25. ChgIntMask Register (0x15)

| ADDRESS:      | 0x15   | 0x15            |           |   |   |   |   |           |  |  |  |  |  |
|---------------|--|-----------------|-----------|---|---|---|---|-----------|--|--|--|--|--|
| MODE:         | Read/Write                                   |                 |           |   |   |   |   |           |  |  |  |  |  |
| BIT           | 7  | 7 6 5 4 3 2 1 0 |           |   |   |   |   |           |  |  |  |  |  |
| NAME          | DirChgFaultIM                                | LowPowRIM       | LowPowFIM | - | - | - | - | ChgStatIM |  |  |  |  |  |
| DirChgFaultIM | DirChgFaultl Intel<br>1 = Mask<br>0 = Unmask |                 |           |   |   |   |   |           |  |  |  |  |  |
| LowPowRIM     | LowPowRI Interru<br>1 = Mask<br>0 = Unmask   |                 |           |   |   |   |   |           |  |  |  |  |  |
| LowPowFIM     | LowPowFl Interru<br>1 = Mask<br>0 = Unmask   | pt Mask         |           |   |   |   |   |           |  |  |  |  |  |
| ChgStatIM     | ChgStatl Interrup<br>1 = Mask<br>0 = Unmask  | t Mask          |           |   |   |   |   |           |  |  |  |  |  |

# Table 26. JEITAIntMask Register (0x16)

| ADDRESS:        | 0x16                            | 0x16  |         |      |  |  |  |  |  |  |  |  |
|-----------------|---------------------------------|---|---------|------|--|--|--|--|--|--|--|--|
| MODE:           | Read/Wr                         | Read/Write  |         |      |  |  |  |  |  |  |  |  |
| BIT             | 7                               | 7 6 5 4 3 2 1 0   |         |      |  |  |  |  |  |  |  |  |
| NAME            | -                               | ChgThrmRegCurIM ChgThrmRegVltIM ChgThrmStatIM           |         |      |  |  |  |  |  |  |  |  |
| ChgThrmRegCurlM | 1 = Mask                        | ChgThrmRegCurl Interrupt Mask<br>1 = Mask<br>0 = Unmask |         |      |  |  |  |  |  |  |  |  |
| ChgThrmRegVltIM | ChgTHrm<br>1 = Mask<br>0 = Unma |   | terrupt | Mask |  |  |  |  |  |  |  |  |
| ChgThrmIM       | ChgThrm<br>1 = Mask<br>0 = Unma | -   | t Mask  |      |  |  |  |  |  |  |  |  |

#### Table 27. BCIntMask Register (0x17)

| ADDRESS:     | 0x17                                      |          |        |              |              |            |          |          |  |  |
|--------------|---|----------|--------|--------------|--------------|------------|----------|----------|--|--|
| MODE:        | Read/Write                                |          |        |              |              |            |          |          |  |  |
| BIT          | 7   | 6        | 5      | 4            | 3            | 2          | 1        | 0        |  |  |
| NAME         | VBUSDetIM                                 | -        | -      | ChgTypRunFIM | ChgTypRunRIM | PrChgTypIM | DCDTmolM | ChgTypIM |  |  |
| VBUSDetIM    | VBUSDetl Inter<br>1 = Mask<br>0 = Unmask  |          |        |              |              |            |          |          |  |  |
| ChgTypRunFIM | ChgTypRunFI I<br>1 = Mask<br>0 = Unmask   |          |        |              |              |            |          |          |  |  |
| ChgTypRunRIM | ChgTypRunRI I<br>1 = Mask<br>0 = Unmask   | nterrup  | t Mask |              |              |            |          |          |  |  |
| PrChgTypIM   | PrChgTypel Into<br>1 = Mask<br>0 = Unmask | errupt N | 1ask   |              |              |            |          |          |  |  |
| DCDTmoIM     | DCDTmrl Interr<br>1 = Mask<br>0 = Unmask  | upt Ma   | sk     |              |              |            |          |          |  |  |
| ChgTypIM     | ChgTypI Interru<br>1 = Mask<br>0 = Unmask | pt Masl  | <      |              |              |            |          |          |  |  |

#### Table 28. CCIntMask Register (0x18)

| ADDRESS:    | 0x18                              |   |           |   |             |           |             |          |  |  |
|-------------|-----------------------------------|---|-----------|---|-------------|-----------|-------------|----------|--|--|
| MODE:       | Read/Wr                           | ite   |           |   |             |           |             |          |  |  |
| BIT         | 7                                 | 6   | 5         | 4 | 3           | 2         | 1           | 0        |  |  |
| NAME        | -                                 | VSAFE0VIM                                   | DetAbrtIM | - | CCPinStatIM | CCIStatIM | CCVcnStatIM | CCStatIM |  |  |
| VSAFE0VIM   | 1 = Mask                          | VSAFE0VI Interrupt Mask 1 = Mask 0 = Unmask |           |   |             |           |             |          |  |  |
| DetAbrtIM   | DetAbrtl<br>1 = Mask<br>0 = Unma  |   |           |   |             |           |             |          |  |  |
| CCPinStatIM | CCPinSta<br>1 = Mask<br>0 = Unma  |   |           |   |             |           |             |          |  |  |
| CCIStatIM   | CCIStatl<br>1 = Mask<br>0 = Unma  |   |           |   |             |           |             |          |  |  |
| CCVcnStatIM | CCVcnSt<br>1 = Mask<br>0 = Unma   |   |           |   |             |           |             |          |  |  |
| CCStatIM    | CCStatl I<br>1 = Mask<br>0 = Unma |   |           |   |             |           |             |          |  |  |

# Table 29. LED\_CTRL Register (0x19)

| ADDRESS:  | 0x19          | 0x19  |   |   |   |   |         |           |  |  |  |
|-----------|---------------|---|---|---|---|---|---------|-----------|--|--|--|
| MODE:     | Read/Write    |   |   |   |   |   |         |           |  |  |  |
| BIT       | 7             | 6   | 5   | 4 | 3 | 2 | 1       | 0         |  |  |  |
| NAME      | -             | -   | -   | - | - | - | LEDCtrl | LEDManual |  |  |  |
| LEDCtrl   | 0 = LED is O  | LED Manual Control 0 = LED is OFF 1 = LED is ON |   |   |   |   |         |           |  |  |  |
| LEDManual | 0 = LED is co |   | ation<br>narger state ma<br>controlled by |   |   |   |         |           |  |  |  |

# Table 30. ThermaCfg1 Register (0x1A)

| ADDRESS:       | 0x1A   |  |  |                                    |                            |              |        |          |
|----------------|--|--|--|------------------------------------|----------------------------|--------------|--------|----------|
| MODE:          | Read/Write   |  |  |                                    |                            |              |        |          |
| BIT            | 7  | 6  | 5  | 4                                  | 3                          | 2            | 1      | 0        |
| NAME           |  | T1T2IFchg[2:0  | )]   |                                    | T2T3IFchg[2:0              | )]           | JeitaC | fgR[1:0] |
| T1T2lFchg[2:0] | Fast Charge<br>000 = 0.2 x I<br>001 = 0.3 x I<br>010 = 0.4 x I<br>011 = 0.5 x II<br>100 = 0.6 x I<br>101 = 0.7 x I<br>110 = 0.8 x II<br>111 = 1.0 x II | FChg<br>FChg<br>FChg<br>FChg<br>FChg<br>FChg<br>FChg | -T2 temperatu  | re zone                            |                            |              |        |          |
| T2T3lFchg[2:0] | Fast Charge<br>000 = 0.2 x I<br>001 = 0.3 x I<br>010 = 0.4 x I<br>011 = 0.5 x II<br>100 = 0.6 x I<br>101 = 0.7 x I<br>110 = 0.8 x II<br>111 = 1.0 x II | FChg<br>FChg<br>FChg<br>FChg<br>FChg<br>FChg<br>FChg | 2-T3 temperatu   | re zone                            |                            |              |        |          |
| JeitaCfgR[1:0] | 01 = JEITA N<br>10 = JEITA N   | Nonitoring and Nonitoring and Nonitoring and         | TPU SW disal<br>TPU SW Enal<br>TPU SW Enal<br>bled and TPU | oled if V <sub>CHGIN</sub><br>oled | N > V <sub>BDET</sub> (10m | ns Debounce) |        |          |

# Table 31. ThermaCfg2 Register (0x1B)

| ADDRESS:       | 0x1B  |  |                 |                   |                 |           | ,         | ,         |
|----------------|---|--|-----------------|-------------------|-----------------|-----------|-----------|-----------|
| MODE:          | Read/Write  |  |                 |                   |                 |           |           |           |
| BIT            | 7   | 6  | 5               | 4                 | 3               | 2         | 1         | 0         |
| NAME           | -   | T3T4IFchg[2:0  | ]               | -                 | T3T4ENset       | T1T2ENset | T3T4VFset | T1T2VFset |
| T3T4IFchg[2:0] | Fast Charge<br>000 = 0.2 x II<br>001 = 0.3 x II<br>010 = 0.4 x II<br>011 = 0.5 x IF<br>100 = 0.6 x II<br>101 = 0.7 x II<br>110 = 0.8 x IF<br>111 = 1.0 x IF | FChg<br>FChg<br>=Chg<br>FChg<br>FChg<br>=Chg         | -T4 temperatu   | ure zone          |                 |           |           |           |
| T3T4ENset      | 0 = JEITA tur   | er On/Off in T3<br>ns charger off<br>esn't turn char | in T3-T4 zone   |                   | ACtrSet = 1)    |           |           |           |
| T1T2ENset      | 0 = JEITA tur   | er On/Off in T1<br>ns charger off<br>esn't turn char | in T1-T2 zone   |                   | ACtrSet = 1)    |           |           |           |
| T3T4VFset      | JEITA voltage<br>1 = Enabled<br>0 = Disabled  | e scaling enab                                       | le in T3-T4. (0 | Only valid if JEI | TACtrSet = 1)   |           |           |           |
| T1T2VFset      | JEITA voltage<br>1 = Enabled<br>0 = Disabled  | e scaling enab                                       | led in T1-T2.   | (Only valid if JE | EITACtrSet = 1) |           |           |           |

# Table 32. ThermaCfg3 Register (0x1C)

| ADDRESS:    | 0x1C                              | 0x1C   |   |               |   |   |             |             |  |  |  |  |
|-------------|-----------------------------------|--|---|---------------|---|---|-------------|-------------|--|--|--|--|
| MODE:       | Read/Write Unless Otherwise Noted |  |   |               |   |   |             |             |  |  |  |  |
| BIT         | 7                                 | 7 6 5 4 3 2 1 0  |   |               |   |   |             |             |  |  |  |  |
| NAME        | -                                 | -  | - | -             | - | - | JEITACtrSet | WarmCoolSel |  |  |  |  |
| JEITACtrSet | 0 = JEITA sta                     | JEITA Control Enable<br>0 = JEITA status Not affect charger<br>1 = JEITA status affects charger settings (See register ThermaCfg2) |   |               |   |   |             |             |  |  |  |  |
| WarmCoolSel | 0 = 45°C Wa                       | EITA Zone The<br>rm, 10°C Cool<br>rm, 10°C Cool  |   | t (Read Only) |   |   |             |             |  |  |  |  |

# Table 33. ChargerCtrl1 Register (0x1D)

| ADDRESS:                   | 0x1D  |                                |                     |                            |                   |                                |                          |              |  |
|----------------------------|---|--------------------------------|---------------------|----------------------------|-------------------|--------------------------------|--------------------------|--------------|--|
| MODE:                      | Read/Write or   | Read-Only                      | if AppWrtP          | rtct = "(1) Protec         | ted" (See Table   | e 61)                          |                          |              |  |
| BIT                        | 7   | 6                              | 5                   | 4                          | 3                 | 2                              | 1                        | 0            |  |
| NAME                       | ChgAutoStp  | BatRe0                         | Chg[1:0]            | FreshBatDis<br>(MAX14748B) | -                 | BatR                           | BatReg[1:0] Ch           |              |  |
| ChgAutoStp                 | Charger Auto-Stop. Controls the transition from maintain charge to maintain charge done. See <i>Battery Charger State</i> diagram.  0 = Auto-Stop disabled.  1 = Auto-Stop enabled. |                                |                     |                            |                   |                                |                          |              |  |
| BatReChg[1:0]              | BAT Recharge<br>00 = 200mV<br>01 = 300mV<br>10 = 400mV<br>11 = 500mV  | Threshold.                     | If ChgAutoSi        | ta = 1, charger re         | starts charging i | f V <sub>BAT</sub> falls below | v V <sub>BATREG</sub> by | this amount. |  |
| FreshBatDis<br>(MAX14748B) | Enable/Disable 0 = Fresh Batte 1 = Fresh Batte Note, this bit sl  | ery Feature l<br>ery Feature l | Enabled<br>Disabled |                            |                   |                                |                          |              |  |
| BatReg[1:0]                | Battery Regula<br>00 = 8.3V<br>01 = 8.4V<br>10 = 8.5V<br>11 = 8.6V  | ition Thresho                  | old                 |                            |                   |                                |                          |              |  |
| ChgEn                      | On/Off Control<br>0 = Charger dis<br>1 = Charger er   | sabled                         | (does not in        | npact SYS node).           |                   |                                |                          |              |  |

# Table 34. ChargerCtrl2 Register (0x1E)

| ADDRESS:     | 0x1E   |                    |                |              |                |         |       |         |
|--------------|--|--------------------|----------------|--------------|----------------|---------|-------|---------|
| MODE:        | Read/Write of  | or Read-Only       | if AppWrtPrtct | = "(1) Prote | cted" (See Tal | ole 61) |       |         |
| BIT          | 7  | 6                  | 5              | 4            | 3              | 2       | 1     | 0       |
| NAME         | -  |                    | VPchg[2:0]     |              | IPCh           | g[1:0]  | ChgDo | ne[1:0] |
| VPchg[2:0]   | Pre-charge V<br>000 = 5.7V<br>001 = 5.8V<br>010 = 5.9V<br>111 = 6.0V<br>100 = 6.1V<br>101 = 6.2V<br>110 = 6.3V<br>111 = 6.4V | oltage Thresi      | nold Setting   |              |                |         |       |         |
| IPChg[1:0]   | Pre-charge C<br>00 = 0.05 x IF<br>01 = 0.1 x IFC<br>10 = 0.2 x IFC<br>11 = 0.3 x IFC   | FChg<br>Chg<br>Chg | 9              |              |                |         |       |         |
| ChgDone[1:0] | Charge Done<br>00 = 0.05 x IF<br>01 = 0.1 x IF<br>10 = 0.2 x IF<br>11 = Reserve  | FChg<br>Chg<br>Chg | etting         |              |                |         |       |         |

# Table 35. ChargerCtrl3 Register (0x1F)

| ADDRESS:      | 0x1F  |   |                    |                 |               |         |       |         |  |  |  |
|---------------|---|---|--------------------|-----------------|---------------|---------|-------|---------|--|--|--|
| MODE:         | Read/Wr   | rite or Read-Only   | if AppWrtPrto      | t = "(1) Protec | ted" (See Tal | ble 61) |       |         |  |  |  |
| BIT           | 7   | 6   | 5                  | 4               | 3             | 2       | 1     | 0       |  |  |  |
| NAME          | -   | ChgAutoSta  | MtChg <sup>-</sup> | Γmr[1:0]        | FChgT         | mr[1:0] | PChgT | mr[1:0] |  |  |  |
| ChgAutoSta    | 0 = Char  | Charger Auto-Restart Control  Charger remains in maintain charge done even when VBAT is less than BAT recharge threshold.  Charger automatically restarts when VBAT drops below BAT recharge threshold. |                    |                 |               |         |       |         |  |  |  |
| MtChgTmr[1:0] | 00 = 0mi<br>01 = 15m<br>10 = 30m                          | Maintain Charge Timer Setting 00 = 0min 01 = 15min 10 = 30min 11 = 60min  |                    |                 |               |         |       |         |  |  |  |
| FChgTmr[1:0]  | Fast- Cha<br>00 = 75m<br>01 = 150<br>10 = 300<br>11 = 600 | min<br>min  |                    |                 |               |         |       |         |  |  |  |
| PChgTmr[1:0]  | Pre-char<br>00 = 30m<br>01 = 60m<br>10 = 120<br>11 = 240  | nin<br>min  |                    |                 |               |         |       |         |  |  |  |

# Table 36. ChargerCtrl4 Register (0x20)

| ADDRESS:         | 0x20   | 0x20                        |         |   |   |   |   |   |  |  |  |  |
|------------------|--|-----------------------------|---------|---|---|---|---|---|--|--|--|--|
| MODE:            | Read-Onl   | у                           |         |   |   | Read/Write or Read-Only if AppWrtPrtct "(1) Protected" (See Table 61) |   |   |  |  |  |  |
| BIT              | 7  | 6                           | 5       | 4 | 3 | 2   | 1 | 0 |  |  |  |  |
| NAME             | WeakBatStat[2:0] WeakBatEn -                       |                             |         |   |   |   | - |   |  |  |  |  |
| WeakBatStat[2:0] | 000 = Idle<br>001 = Batt<br>010 = Wea<br>011 = Goo | od Battery.<br>ak Battery 2 | not SDP |   |   |   |   |   |  |  |  |  |
| WeakBatEna       | Weak Batt<br>0 = Disabl<br>1 = Enable              |                             | nable   |   |   |   |   |   |  |  |  |  |

# Table 37. CurLimCtrl Register (0x21)

| ADDRESS:        | 0x21  |   |               |                 |                   |                  |                |         |  |  |  |
|-----------------|---|---|---------------|-----------------|-------------------|------------------|----------------|---------|--|--|--|
| MODE:           | Read/Write  |   |               |                 |                   |                  |                |         |  |  |  |
| BIT             | 7   | 6   | 5             | 4               | 3                 | 2                | 1              | 0       |  |  |  |
| NAME            | CurLim1Frc  | FSUSMsk   | -             |                 | (                 | CurLim1Set[4:0   | 0]             |         |  |  |  |
| CurLim1Frc      |   | Forced Input Current Limit Enable. When CurLim1Frc is 1, the input current limit is by the CurLim1Set[4:0].  0 = Not forced  1 = Forced |               |                 |                   |                  |                |         |  |  |  |
| FSUSMsk         | 0 = FSUS pin  | FSUS pin function mask. If FSUSMsk is 1, FSUS pin status is ignored.  0 = FSUS pin function enabled  1 = FSUS pin function disabled     |               |                 |                   |                  |                |         |  |  |  |
| CurLim1Set[4:0] | Forced Input (<br>00000 = 0.104<br>00001 = 0.204<br><br>11101 = 3.004<br>11110 = Reser<br>11111 = Reser | A<br>A<br>ved   | /alue. The in | put current lim | it is forced to t | this value if Cu | rLim1Frc is se | t to 1. |  |  |  |

# Table 38. CurLimStatus Register (0x22)

| ADDRESS:        | 0x22   |                                |                |                  |                             |   |   |   |  |  |
|-----------------|--|--------------------------------|----------------|------------------|-----------------------------|---|---|---|--|--|
| MODE:           | Read Only  |                                |                |                  |                             |   |   |   |  |  |
| BIT             | 7  | 6                              | 5              | 4                | 3                           | 2 | 1 | 0 |  |  |
| NAME            | C  | CurLim2Rb[2:0] SpvChgllim[4:0] |                |                  |                             |   |   |   |  |  |
| CurLim2Rb[2:0]  | Active Char<br>0 = 20%<br>1 = 30%<br>2 = 40%<br>3 = 50%<br>4 = 60%<br>5 = 70%<br>6 = 80%<br>7 = 100% | rger/Boost cu                  | rrent as perce | ent of the valu  | e set by R <sub>SET</sub> . |   |   |   |  |  |
| SpvChgllim[4:0] | SpvChgllim<br>00000 = 0.1<br>00001 = 0.2<br><br>11101 = 3.0<br>11110 = Res                           | 10A<br>20A<br>00A<br>served    | ne actual inpi | ut current limit | currently set.              |   |   |   |  |  |

#### Table 39. BBCFG1 Register (0x23)

| ADDRESS:        | 0x23  | 0x23         Read/Write or Read-Only if AppWrtPrtct = "(1) Protected" (See Table 61)         7       6       5       4       3       2       1       0 |                 |              |        |   |   |  |  |  |  |  |
|-----------------|---|--|-----------------|--------------|--------|---|---|--|--|--|--|--|
| MODE:           | Read/Write  |  |                 |              |        |   |   |  |  |  |  |  |
| BIT             | 7   |  |                 |              |        |   |   |  |  |  |  |  |
| NAME            |   | BoostRC  | omp[3:0]        | -            | -      | - | - |  |  |  |  |  |
| BoostRComp[3:0] | Sets the inte<br>0000 = 9.5ks<br>0001 = 17.3k<br>0010 = 25.3k<br>0011 = 33.2k<br>0100 = 41.4k<br>0101 = 49.2k<br>0110 = 57.3k<br>0111 = 65.1k<br>1000 = 73.6k<br>1001 = 81.4k<br>1010 = 89.4k<br>1011 = 97.2k<br>1100 = 105.5<br>1101 = 113.3<br>1110 = 121.4<br>1111 = 129.2 | CACACACACACACACACACACACACACACACACACACA   | sation resistor | for the boos | t mode |   |   |  |  |  |  |  |

# Table 40. BBCFG2 Register (0x24)

| ADDRESS:      | 0x24   |              |              |                    |               |         |   |   |  |  |
|---------------|--|--------------|--------------|--------------------|---------------|---------|---|---|--|--|
| MODE:         | Read/Write   | or Read-Only | if AppWrtPr  | rtct = "(1) Protec | ted" (See Tal | ole 61) |   |   |  |  |
| BIT           | 7  | 6            | 5            | 4                  | 3             | 2       | 1 | 0 |  |  |
| NAME          | -  | -            | -            | BBFrcZX            | BuckVSet[3:0] |         |   |   |  |  |
| BBFrcZX       | BBFrcZX set<br>0 = Forced P<br>1 = Forced Z  |              | forced ZX mo | ode.               |               |         |   |   |  |  |
| BuckVSet[3:0] | Buck Regula<br>0000 = 4.0V<br>0001 = 4.1V<br>0010 = 4.2V<br>0011 = 4.3V<br>0100 = 4.4V<br>0101 = 4.5V<br>0110 = 4.6V<br>0111 = 4.7V<br>1000 = 4.8V<br>1001 = 4.9V<br>1010 = 5.0V<br>1011 = 5.1V<br>1100 = 5.2V<br>1110 = 5.4V<br>1111 = 5.5V |              |              |                    |               |         |   |   |  |  |

# Table 41. BCCtrl1 Register (0x25)

| ADDRESS:       | 0x25  |   |   |   |                               | ,               |  |           |  |  |  |
|----------------|---|---|---|---|-------------------------------|-----------------|--|-----------|--|--|--|
| MODE:          | Read/Write  |   |   |   |                               |                 |  |           |  |  |  |
| BIT            | 7   | 6   | 5   | 4   | 3                             | 2               | 1  | 0         |  |  |  |
| NAME           | DCD2s   | SfOutLvI  | -   | ADC3PDet SfOutCtrl[1:0] ChgDetMan ChgE  |                               |                 |  |           |  |  |  |
| DCD2s          | DCD2s sets to 0 = standard 1 = 2s   | the timing of D   | CD in BC1.2   |   |                               |                 |  |           |  |  |  |
| SfOutLvI       | SFOUT Volta<br>0 = 5V<br>1 = 3.3V   | ige Level Sele  | ct  |   |                               |                 |  |           |  |  |  |
| ADC3PDet       | 3A DCP Dete<br>0 = Not Enab<br>1 = Enabled  |   | adds detectio   | n step after BC1  | 1.2 completes                 | s to detect pro | esence of 3A DCI   | ?)        |  |  |  |
| SfOutCtrl[1:0] | 00 = Always<br>01 = On if a v<br>10 = Turns on<br>a. ChgD<br>b. ChgD<br>11: RFU<br>Note: CHGIN<br>SRC_CCx m<br>According to | valid CHGIN von under followin etEn = 1, CHO etEn = 0, and N valid can be ode. A system | oltage is presong conditions. GIN is valid, a CHGIN is vale external CHG that supports ification, CHG | nd BC1.2 FSM [<br>id<br>ilN voltage or Ch<br>power swap mu<br>GIN will collapse | HGIN voltage<br>ust not use S | e generated b   | y reverse buck in<br>o supply USB trai<br>urns off SFOUT I | nsceiver. |  |  |  |
| ChgDetMan      | 0 = Not enab  |   | · ·   | er detection. (Bit  | auto-resets t                 | to 0)           |  |           |  |  |  |
| ChgDetEn       | Charger Dete<br>0 = Not enab<br>1 = Enabled   | led   | tion runs eve   | ry time V <sub>CHGIN</sub>  | > V <sub>BDET</sub> and       | d DetAbrt = 0)  | )  |           |  |  |  |

# Table 42. Reserved Register (0x26)

| ADDRESS: | 0x26      |   |   |   |   |   |   |   |
|----------|-----------|---|---|---|---|---|---|---|
| MODE:    | Read Only |   |   |   |   |   |   |   |
| BIT      | 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME     | -         | - | - | - | - | - | - | - |

#### Table 43. CCCtrl1 Register (0x27)

| ADDRESS: | 0x27  |               |                |                 |                |                |                 |              |
|----------|---|---------------|----------------|-----------------|----------------|----------------|-----------------|--------------|
| MODE:    | Read/Write  |               |                |                 |                |                |                 |              |
| BIT      | 7   | 6             | 5              | 4               | 3              | 2              | 1               | 0            |
| NAME     | -   | -             | -              | CCSrcSnk        | CCSnkSrc       | CCDbgEn        | CCAudEn         | CCDetEn      |
| CCSrcSnk | Allow State ma<br>mode.<br>0 = Disable<br>1 = Enable  | chine to ente | er Sink Mode ( | DFP) detectior  | n. Note USB P  | D role swap is | allowed to ent  | ter Source   |
| CCSnkSrc | Allow State ma<br>mode.<br>0 = Disable<br>1 = Enabled | chine to ente | er Source Mod  | le (DFP) detect | tion. Note USE | 3 PD role swap | o is allowed to | enter Source |
| CCDbgEn  | Enable Detection 0 = Disabled 1 = Enabled             | on of Type-C  | Debug Adapt    | er              |                |                |                 |              |
| CCAudEn  | Enable Detection 0 = Disabled 1 = Enabled             | on of Type-C  | Audio Adapte   | r               |                |                |                 |              |
| CCDetEn  | Enable CC Pin<br>0 = Disabled<br>1 = Enabled          | Detection –   | Force State M  | lachine to Disa | bled State.    |                |                 |              |

#### Table 44. CCCtrl2 Register (0x28)

| ADDRESS:        | 0x28   |   |  |                    |                 |                |               |            |
|-----------------|--|---|--|--------------------|-----------------|----------------|---------------|------------|
| MODE:           | Read/Write                                   |   |  |                    |                 |                |               |            |
| BIT             | 7  | 6   | 5                                      | 4                  | 3               | 2              | 1             | 0          |
| NAME            | CCForceError                                 | SnkAttachedLock   | CCSnkSrcSwp                            | CCSrcSnkSwp        | CCVcnSwp        | CCVcnEn        | CCSrcRst      | CCSnkRst   |
| CCForceError    | 0 = No action                                | after a write (This   |  | utomatically whe   | en action is do | one)           |               |            |
| SnkAttachedLock | 0 = Exit Attach                              | after a minimum c<br>ed.SNK* state wh<br>Attached.SNK* sta                                      | en V <sub>CHGIN</sub> < V <sub>E</sub> |                    |                 |                |               |            |
| CCSnkSrcSwp     |  | •   |  | This bit must be   | written to 0 o  | nce the US     | 3 PD contro   | ller       |
| CCSrcSnkSwp     |  | •   |  | This bit must be   | written to 0 o  | nce the US     | 3 PD contro   | ller       |
| CCVcnSwp        | automatically v                              | lachine to Swap V<br>when action is dor<br>in V <sub>CONN</sub> role<br>ge in V <sub>CONN</sub> |  | resets to 0 after  | a write (Note   | this bit will  | reset to 0    |            |
| CCVcnEn         |  | V <sub>CONN</sub><br><sub>ONN</sub> off (both exter<br>operation based c                        |  |                    | switch)         |                |               |            |
| CCSrcRst        | Force a reset of 0 = No reset 1 = Request re | of the State Machir   | ne – Immediate ti                      | ransition to Unatt | ached.SRC*      | state. Bit res | ets to 0 afte | r a write. |
| CCSnkRst        | Force a reset of 0 = No reset 1 = Request re | of the State Machir   | ne – Immediate ti                      | ransition to Unatt | ached.SNK* s    | state. Bit res | ets to 0 afte | r a write. |

<sup>\*</sup> Attached.SNK, Unattached.SRC, and Unattached.SNK are defined in USB Type-C Specificaiton Release 1.1.

#### Table 45. CCCtrl3 Register (0x29)

| ADDRESS:        | 0x29  |   |                 |              |                |                  |                 |               |  |  |
|-----------------|---|---|-----------------|--------------|----------------|------------------|-----------------|---------------|--|--|
| MODE:           | Read/Wi   | rite  |                 |              |                |                  |                 |               |  |  |
| BIT             | 7   | 6   | 5               | 4            | 3              | 2                | 1               | 0             |  |  |
| NAME            | -   | -   | -               | -            | CCTrySnk       | CCPreferSnk      | CCDRPF          | Phase[1:0]    |  |  |
| CCTrySnk        | that stror<br>0 = Disal                                   | Enable transition from AttachWait.SRC* to Try.SNK* then to Attach.SNK_CCx* or to TryWait.SRC* for DRP that strongly prefers the SNK role. CCTrySnk has higher priority than CCPreferSnk.  0 = Disabled  1 = Enabled |                 |              |                |                  |                 |               |  |  |
| CCPreferSnk     | Enable to<br>the SNK<br>0 = Disal<br>1 = Enab             | role.<br>oled   | Jnattached.SF   | RC* to Try.S | NK* then to Un | attached.SNK* fo | or DRP that str | ongly prefers |  |  |
| CCDRPPhase[1:0] | Percent 6<br>00 = 35%<br>01 = 40%<br>10 = 45%<br>11 = 50% | 6<br>6  | is acting as Ur | nattached.S  | RC* when CCS   | NKSRC = 1        |                 |               |  |  |

<sup>\*</sup> AttachWait.SRC, Try.SNK, Attached.SNK, TryWait.SRC, Unattached.SNK, and Unattached SRC are defined in USB Type-C Specificaiton Release 1.1.

#### Table 46. CHGINILim1 Register (0x2A)

| ADDRESS:       | 0x2A   |  |                 |                 |                  |                |                    |             |  |
|----------------|--|--|-----------------|-----------------|------------------|----------------|--------------------|-------------|--|
| MODE:          | Read Only  |  |                 |                 |                  |                |                    |             |  |
| BIT            | 7  | 6  | 5               | 4               | 3                | 2              | 1                  | 0           |  |
| NAME           | - CHGINILim[6:0]   |  |                 |                 |                  |                |                    |             |  |
| CHGINILim[6:0] | Status of cha<br>all 100mA.<br>0000000 = 1<br>0000001 = 1<br>0000010 = 1<br>0000010 = 1<br>0000011 = 1<br><br>1111111 = 40 | 00mA<br>00mA<br>00mA<br>00mA<br>33mA<br>66mA | urrent limit se | et by charger o | detection (in 33 | mA step). Note | e that the first 4 | 4 codes are |  |

# Table 47. CHGINILim2 Register (0x2B)

| ADDRESS:       | 0x2B  |   |                                       |   |  |               |                              |  |
|----------------|---|---|---------------------------------------|---|--|---------------|------------------------------|--|
| MODE:          | Read/Writ   | e   |                                       |   |  |               |                              |  |
| BIT            | 7   | 6   | 5                                     | 4   | 3  | 2             | 1                            | 0  |
| NAME           | CHGINILimGate SDPMaxCur[1:0]                        |   |                                       |   |  | (Cur[1:0]     | CDPMaxCur                    |  |
| CHGINILimGate  | 0 = No gat  | n Control o<br>ing of CHG<br>hanges in 0          | INILim set                            |   | SC1.2 FSM<br>C1.2 FSM completes -  | - ChgTypRur   | n = 0                        |  |
| SDPMaxCur[1:0] | indicating<br>00 = No m<br>01 = Limit<br>10 = Limit | 1.5A or 3A. odification of SDP to 500 SDP to 1.0. | Requires of CHGIN  mA. Chg  A. ChgTyp | CHGINIL<br>_LIM<br>Typ = 01<br>o = 01 (SI | I. USB-C to USB-A ca<br>LimGate = 1.<br>(SDP) and PrChgTyp<br>DP) and PrChgTyp = 0<br>DP) and PrChgTyp = 0 | = 000 (unknow | own) set CHG<br>n) set CHGIN | GINILim[6:0] to 0x0F<br>IILim[6:0] to 0x1E |
| CDPMaxCur      | 3A. Requir<br>0 = No mo                             | es CHGIN_<br>dification of                        | _LIM_Gate<br>f CHGIN_I                | e = 1.<br>LIM                             | USB-C to USB-A ca  | •             |                              |  |

# Table 48. AICLCFG1 Register (0x2C)

| ADDRESS:  | 0x2C  |  |             |                |                |                   |               |     |  |  |  |  |
|-----------|---|--|-------------|----------------|----------------|-------------------|---------------|-----|--|--|--|--|
| MODE:     | Read/Write or Re  | ead-Only if  | AppWrtPrtct | = "(1) Protect | ted" (See Tabl | e 61)             |               |     |  |  |  |  |
| BIT       | 7   | 6  | 5           | 4              | 3              | 2                 | 1             | 0   |  |  |  |  |
| NAME      | AICLEn  | AICLEn         -         -         -         -         -         AICLAbort |             |                |                |                   |               |     |  |  |  |  |
| AICLEn    | AICL Enable. Writing 1 to AICLEn enables AICL operation. Note that if AICLAbort is 1, AICL operation is not allowed. This bit auto-resets to 0.  0 = No Action 1 = AICL enabled |  |             |                |                |                   |               |     |  |  |  |  |
| AICLAbort | High Priority AICL<br>0 = Device is allo<br>1 = Device is NO  | wed to run   | ,           | -              |                | aborted if it's a | already runni | ng. |  |  |  |  |

# Table 49. AICLCFG2 Register (0x2D)

| ADDRESS:      | 0x2D   |  |               |                |                |               |   |   |  |
|---------------|--|--|---------------|----------------|----------------|---------------|---|---|--|
| MODE:         | Read/Write   | or Read-Only   | if AppWrtPrtc | t = "(1) Prote | cted" (See Tal | ble 61)       |   |   |  |
| BIT           | 7  | 6  | 5             | 4              | 3              | 2             | 1 | 0 |  |
| NAME          | ı  | BYPUVLO[2:0]   |               |                |                | AICLMaxI[4:0] |   |   |  |
| BYPUVLO[2:0]  | VBUS Thesh<br>000 = 3.8V<br>001 = 3.9V<br>010 = 4.0V<br>011 = 4.1V<br>100 = 4.2V<br>101 = 4.3V<br>110 = 4.4V<br>111 = 4.5V | 001 = 3.9V<br>010 = 4.0V<br>011 = 4.1V<br>100 = 4.2V<br>101 = 4.3V<br>110 = 4.4V |               |                |                |               |   |   |  |
| AICLMaxI[4:0] | AICL Stop Ct<br>00000 = 1000<br>00001 = 2000<br><br>11111 = 3.2A   | mA   | A step)       |                |                |               |   |   |  |

#### Table 50. AICLCFG3 Register (0x2E)

| ADDRESS:       | 0x2E   |                                     |              |                   |              |         |   |   |  |  |  |  |
|----------------|--|-------------------------------------|--------------|-------------------|--------------|---------|---|---|--|--|--|--|
| MODE:          | Read/Write   | or Read-Only                        | if AppWrtPrt | ct = "(1) Protect | ted" (See Ta | ble 61) |   |   |  |  |  |  |
| BIT            | 7  | 6                                   | 5            | 4                 | 3            | 2       | 1 | 0 |  |  |  |  |
| NAME           | -  | BYPDeb AICLTBlk[1:0] AICLTStep[1:0] |              |                   |              |         |   |   |  |  |  |  |
| BYPDeb         | AICL BYPU<br>0 = 500μs<br>1 = 200μs                                | = 200µs                             |              |                   |              |         |   |   |  |  |  |  |
| AICLTBIk[1:0]  | TBLANK Tir<br>00 = 500ms<br>01 = 1s<br>10 = 1.5s<br>11 = 5s        | Ū                                   |              |                   |              |         |   |   |  |  |  |  |
| AICLTStep[1:0] | TSTEP Time<br>00 = 100ms<br>01 = 200ms<br>10 = 300ms<br>11 = 500ms |                                     |              |                   |              |         |   |   |  |  |  |  |

#### Table 51. DPDNSw Register (0x2F)

| ADDRESS:      | 0x2F  |   |                               |                                     |   |               |           |           |  |  |
|---------------|---|---|-------------------------------|-------------------------------------|---|---------------|-----------|-----------|--|--|
| MODE:         | Read/Write                                  |   |                               |                                     |   |               |           |           |  |  |
| BIT           | 7   | 6 | 5                             | 4                                   | 3 | 2             | 1         | 0         |  |  |
| NAME          | -   | - | -                             | -                                   | - | -             | AnSw(     | Ontl[1:0] |  |  |
| AnSwCntl[1:0] | 00 = Auto. 9<br>01 = Auto ir<br>10 = Switch |   | during adapte<br>and Buck mod | er detection. Sv<br>de is detected. |   | SDP or CDP is | detected. |           |  |  |

#### Table 52. Others Register (0x30)

| ADDRESS: | 0x30           | 0x30                                    |                 |                  |  |                  |   |          |  |
|----------|----------------|---|-----------------|------------------|--|------------------|---|----------|--|
| MODE:    | Read/Write     | Read/Write                              |                 |                  |  |                  |   |          |  |
| BIT      | 7              | 6                                       | 5               | 4                | 3  | 2                | 1 | 0        |  |
| NAME     | -              | -                                       | -               | -                | -  | -                | - | USBCRSet |  |
| USBCRSet | this operation | on opens the in<br>Table 59 and T<br>on | put limiter and | turns off the bo | registers assoc<br>oost converter<br>bit auto-resets | temporarily.) Re |   | `        |  |

#### Table 53. Reserved Register (0x31)

| ADDRESS: | 0x31      |   |   |   |   |   |   |   |
|----------|-----------|---|---|---|---|---|---|---|
| MODE:    | Read Only |   |   |   |   |   |   |   |
| BIT      | 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME     | -         | - | - | - | - | - | - | - |

# Table 54. Reserved Register (0x32)

| ADDRESS: | 0x32      |   |   |   |   |   |   |   |
|----------|-----------|---|---|---|---|---|---|---|
| MODE:    | Read Only |   |   |   |   |   |   |   |
| BIT      | 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME     | -         | - | - | - | - | - | - | - |

#### Table 55. LowPow Register (0x33)

| ADDRESS:    | 0x33       | 0x33           |                  |                                    |              |               |           |                   |  |  |
|-------------|------------|----------------|------------------|------------------------------------|--------------|---------------|-----------|-------------------|--|--|
| MODE:       | Read/Write | Read/Write     |                  |                                    |              |               |           |                   |  |  |
| BIT         | 7          | 6              | 5                | 4                                  | 3            | 2             | 1         | 0                 |  |  |
| NAME        | LowPowEn   | -              | -                | -                                  | -            | -             | -         | LowPowAbort       |  |  |
| LowPowEn    |            | is not allowed | d. This bit auto |                                    | ow Power mod | de. Note that | if LowPo  | owAbort is 1, Low |  |  |
| LowPowAbort |            | allowed to er  | nter Low Powe    | r mode by writir<br>Power Mode. Lo | •            |               | ed if dev | ice has already   |  |  |

#### Table 56. Reserved Register (0x34)

| ADDRESS: | 0x34      |   |   |   |   |   |   |   |
|----------|-----------|---|---|---|---|---|---|---|
| MODE:    | Read Only | / |   |   |   |   |   |   |
| BIT      | 7         | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME     | -         | - | - | - | - | - | - | - |

#### Table 57. FLTSel Register (0x35)

| ADDRESS:      | 0x35  | 0x35  |                                   |                 |                 |   |   |   |  |
|---------------|---|---|-----------------------------------|-----------------|-----------------|---|---|---|--|
| MODE:         | Read/Writ   | Read/Write  |                                   |                 |                 |   |   |   |  |
| BIT           | 7   | 7 6 5 4 3 2 1 0   |                                   |                 |                 |   |   |   |  |
| NAME          | FLTS  | elect[1:0]  | -                                 | -               | -               | - | - | - |  |
| FLTSelect[10] | 00 = No ef<br>01 = Low o<br>(ChgStat[3<br>1x = Fallin | arger-Faulting an<br>fect and interna<br>on FLTIN pin (60<br>t:0] = 1000).<br>g edge on FLTII<br>or more details. | lly ignored<br>)μs debounce)<br>_ | ) places the ch | arger in Batter | - |   |   |  |

#### **Applications Information**

#### **Component Selection**

The correct selection of external components ensures high efficiency, low output ripple, and fast transient response.

#### **Inductor Selection**

The MAX14748 is designed to use a 1.5 $\mu$ H or 2.2 $\mu$ H inductor. See <u>Table 58</u> for suggested inductors and manufacturers.

#### **BAT Capacitor Selection**

BAT capacitor is required to keep the BAT voltage ripple small and to ensure regulation loop stability. The BAT capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

BAT requires careful bypassing. In the PCB layout, place BAT capacitor as close as possible to BAT to minimize parasitic inductance. If making connections to BAT capacitor through vias, ensure that the vias are rated for the expected input current to avoid excess inductance and resistance between the capacitor and BAT.

The recommended nominal BAT capacitance is  $22\mu F$ , however, after initial tolerance, bias voltage, aging, and temperature derating, the effective capacitance must be greater than  $10\mu F$ . To ensure regulation loop stability, the effective BAT capacitance should be chosen within the range of  $10\mu F$  to  $30\mu F$ .

#### **SYS Capacitor Selection**

SYS capacitor acts as the output capacitor for the boost converter when charging, and the input capacitor for the reverse buck converter when the device is acting as power source in DRP mode. SYS capacitor is required to keep the SYS voltage ripple small and to ensure regulation loop stability. It must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

Place SYS capacitor as close as possible to SYS to minimize parasitic inductance. If making connections to SYS capacitor through vias, ensure that the vias are rated for the expected input current to avoid excess inductance and resistance between the capacitor and SYS.

The recommended nominal SYS capacitance is  $40\mu F$ , however, after initial tolerance, bias voltage, aging, and temperature derating, the effective capacitance must be greater than  $15\mu F$ .

#### **BYP Capacitor Selection**

BYP capacitor acts as the input capacitor for the boost converter, and the output capacitor for the reverse buck converter. BYP capacitor reduces the current peaks drawn from the input power source when charging while reducing the output voltage ripple of the reverse buck converter when it is acting as power source in DRP mode. The impedance of the input capacitor at the switching frequency should be very low. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

**Table 58. Suggested Inductors** 

| APPLICATION | INDUCTANCE<br>(µH) | R <sub>DC</sub><br>(MΩ) | SATURATION<br>CURRENT (A) | CURRENT<br>RATING (A) | SUGGESTED PARTS             |
|-------------|--------------------|-------------------------|---------------------------|-----------------------|-----------------------------|
| 3A Type-C   | 2.2µH              | 26                      | 4.2                       | 3.7                   | Taiyo Yuden NRS6028T2R2NMGJ |
| Adapters    | 2.2µH              | 80                      | 3.5                       | 2.8                   | BOURNS SRP4012TA-2R2M       |

#### Table 59. Reset Types

| RESET TYPE | RESET CONDITION  |
|------------|--|
| RST        | 1. V <sub>CCINT</sub> Power-On Reset   |
| RST1       | 1. V <sub>CCINT</sub> Power-On Reset or 2. FLTIN falling edge (only if FLTSelect[1] = 1)   |
| RST2       | 1. V <sub>CCINT</sub> Power-On Reset or 2. FLTIN falling edge (only if FLTSelect[1] = 1)   |
| RST3       | V <sub>CCINT</sub> Power-On Reset or     FLTIN falling edge (only if FLTSelect[1] = 1) or     USB-C reset through USBCRSet (0x30[0]) |

BYP requires careful bypassing. In the PCB layout, place BYP capacitor as close as possible to the BYP to minimize parasitic inductance. If making connections to BYP capacitor through vias, ensure that the vias are rated for the expected input current to avoid excess inductance and resistance between the capacitor and BYP.

The recommended nominal BYP capacitance is  $22\mu F$ , however, after initial tolerance, bias voltage, aging, and temperature derating, the effective capacitance must be greater than  $10\mu F$ .

#### **CHGIN Capacitor Selection**

CHGIN capacitor decouples a charge source and its parasitic impedance. Typically, the charger source at CHGIN is a USB connector's VBUS. The recommended nominal CHGIN capacitance is  $1\mu F$ . Larger capacitance at CHGIN improves the decoupling; however, take care not to exceed the maximum capacitance allowed by the USB specification.

The impedance of the CHGIN at the DC-DC switching frequency should be very low. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the +30V input capability of the, choose a capacitor with a 35V or greater rating; many applications don't need to utilize the full input capability of the device and find that a 16V or 10V rated input capacitor is sufficient.

#### **BST Capacitor Selection**

Choose the nominal BST capacitance to be  $0.1\mu F$ . BST capacitor is part of a charge pump that creates the high-side gate drive for the DC-DC. It is recommended that the BST capacitor has at least 10V rating.

#### **PCB Layout and Routing**

High switching frequencies and large peak currents make PCB layout a very important part of design. Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Connect the inductor, input capacitors, and output capacitors as close together as possible, and keep their traces short, direct, and wide. Keep noisy traces, such as the LX node, as short as possible.

**Table 60. Register Reset Types and Default Values** 

| REGISTER<br>ADDRESS | REGISTER<br>NAME | RESET<br>TYPE | MAX14748 |
|---------------------|------------------|---------------|----------|
| 0x00                | ChipID           | RST1          | 0x3E     |
| 0x01                | ChipRev          | RST1          | 0x33     |
| 0x01<br>(MAX14748B) | ChipRev          | RST1          | 0x44     |
| 0x02                | DevStatus1       | RST1          | STATUS*  |
| 0x03                | AICLStatus       | RST1          | STATUS   |
| 0x04                | DevStatus2       | RST1          | STATUS   |
| 0x05                | ChgStatus        | RST1          | STATUS   |
| 0x06                | JEITAStatus      | RST1          | STATUS   |
| 0x07                | BCStatus         | RST3          | STATUS   |
| 80x0                | Reserved         | _             | 0x00     |
| 0x09                | CCStatus1        | RST3          | STATUS   |
| 0x0A                | CCStatus2        | RST3          | STATUS   |
| 0x0B                | DevInt1          | RST1          | INT*     |
| 0x0C                | AICLInt          | RST1          | INT      |
| 0x0D                | DevInt2          | RST1          | INT      |
| 0x0E                | ChgInt           | RST1          | INT      |
| 0x0F                | JEITAInt         | RST1          | INT      |
| 0x10                | BCInt            | RST3          | INT      |
| 0x11                | CCInt            | RST3          | INT      |
| 0x12                | DevInt1Mask      | RST1          | 0xFF     |
| 0x13                | AICLIntMask      | RST1          | 0x40     |
| 0x14                | DevInt2Mask      | RST1          | 0x7F     |
| 0x15                | ChgIntMask       | RST1          | 0xF1     |
| 0x16                | JEITAIntMask     | RST1          | 0x19     |
| 0x17                | BCIntMask        | RST3          | 0xFF     |
| 0x18                | CCIntMask        | RST3          | 0x7F     |
| 0x19                | LED CTRL         | RST1          | 0x00     |
| 0x1A                | ThermaCfq1       | RST2          | 0x7D     |
| 0x1B                | ThermaCfg2       | RST2          | 0xEF     |

| REGISTER<br>ADDRESS | REGISTER<br>NAME | RESET<br>TYPE | MAX14748 |
|---------------------|------------------|---------------|----------|
| 0x1C                | ThermaCfg3       | RST2          | 0x02     |
| 0x1D                | ChargerCtrl1     | RST2          | 0x80     |
| 0x1E                | ChargerCtrl2     | RST2          | 0x10     |
| 0x1F                | ChargerCtrl3     | RST2          | 0x49     |
| 0x20                | ChargerCtrl4**   | RST2          | 0x06     |
| 0x21                | CurLimCtrl       | RST2          | 0x00     |
| 0x22                | CurLimStatus     | RST1          | STATUS   |
| 0x23                | BBCFG1           | RST1          | 0x20     |
| 0x24                | BBCFG2           | RST1          | 0x8A     |
| 0x25                | BCCtrl1          | RST3          | 0x05     |
| 0x26                | Reserved         | _             | 0x00     |
| 0x27                | CCCtrl1          | RST3          | 0x19     |
| 0x27<br>(MAX14748B) | CCCtrl1          | RST3          | 0x11     |
| 0x28                | CCCtrl2          | RST3          | 0x04     |
| 0x29                | CCCtrl3          | RST3          | 0x08     |
| 0x2A                | CHGINILim1       | RST3          | STATUS   |
| 0x2B                | CHGINILim2       | RST3          | 0x0B     |
| 0x2C                | AICLCFG1         | RST1          | 0x01     |
| 0x2D                | AICLCFG2         | RST1          | 0x44     |
| 0x2E                | AICLCFG3         | RST1          | 0x05     |
| 0x2F                | DPDNSw           | RST2          | 0x01     |
| 0x30                | Others           | RST1          | 0x00     |
| 0x31                | Reserved         | _             | 0x00     |
| 0x32                | Reserved         | _             | 0x00     |
| 0x33                | LowPow           | RST1          | 0x01     |
| 0x34                | Reserved         | _             | 0x01     |
| 0x35                | FLTSel           | RST           | 0x80     |

<sup>\*</sup>INT and STATUS: status and interrupt register values vary based on device operating condition.


<sup>\*\*</sup> ChargerCtrl4 register value depends on the status of WeakBatStat[2:0] bits.

**Table 61. Register Bit Default Values** 

| REGISTER BITS  | VALUES       |  |  |  |
|----------------|--------------|--|--|--|
| CDPMaxCur      | 1500mA       |  |  |  |
| SDPMaxCur[1:0] | 500mA        |  |  |  |
| CHGINILimGate  | Gating       |  |  |  |
| CCAudEn        | Disabled     |  |  |  |
| CCDbgEn        | Disabled     |  |  |  |
| CCSnkSrc       | Disabled     |  |  |  |
| CCSrcSnk       | Enabled      |  |  |  |
| JeitaCfgR[1:0] | "01"         |  |  |  |
| CCDRPPhase[1]  | 35% or 40%   |  |  |  |
| CCTrySnk       | Enabled      |  |  |  |
| SfOutCtrl[1:0] | "01"         |  |  |  |
| ADC3PDet       | Disabled     |  |  |  |
| DCD2s          | Standard     |  |  |  |
| WarmCoolSel    | 45°C/10°C    |  |  |  |
| T1T2IFchg[2:0] | 0.5 x IFChg  |  |  |  |
| T3T4IFchg[2:0] | 1.0 x IFChg  |  |  |  |
| BatReg[1:0]    | 8.3V         |  |  |  |
| ChgEn          | Disabled     |  |  |  |
| JETIACtrSet    | (1) Control  |  |  |  |
| IPChg[1:0]     | 0.05 x IFChg |  |  |  |
| ChgDone[1:0]   | 0.05 x IFChg |  |  |  |
| ChgAutoStp     | Enabled      |  |  |  |
| BatReChg[1:0]  | 200mV        |  |  |  |
|                |              |  |  |  |

| REGISTER BITS   | VALUES       |  |  |
|-----------------|--------------|--|--|
| FreshBatDis     | Done         |  |  |
| ChgAutoSta      | Enabled      |  |  |
| MtChgTmr[1:0]   | 0min         |  |  |
| FChgTmr[1:0]    | 300min       |  |  |
| PChgTmr[1:0]    | 60min        |  |  |
| ChipRevH[3:0]   | 3            |  |  |
| AppWrtPrtct     | (0) Writable |  |  |
| VPchg[2:0]      | 5.8V         |  |  |
| T3T4ENset       | Enabled      |  |  |
| T1T2ENset       | Enabled      |  |  |
| T3T4VFset       | Enabled      |  |  |
| T1T2VFset       | Enabled      |  |  |
| T2T3lFchg[2:0]  | 1.0 x IFChg  |  |  |
| BoostRComp[3:0] | 2            |  |  |
| FLTSelect[1:0]  | (10) Reset   |  |  |
| BuckVSet[3:0]   | 5.0V         |  |  |
| AnSwCntl[1:0]   | (01) Auto    |  |  |
| AICLTStep[1:0]  | 200ms        |  |  |
| WeakBatEna      | Enabled      |  |  |
| BYPUVLO[2:0]    | 4.0V         |  |  |
| AICLMax[4:0]    | 500mA        |  |  |
| BYPDeb          | 500µs        |  |  |
| AICLTBlk[1:0]   | 1000ms       |  |  |

#### **Typical Application Circuit**



**Note:** All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical system operating conditions taking into consideration the effects of voltage and temperature.

# **Ordering Information**

| •              |                |             |
|----------------|----------------|-------------|
| PART           | TEMP RANGE     | PIN-PACKAGE |
| MAX14748EWW+   | -40°C to +85°C | 54 WLP      |
| MAX14748EWW+T  | -40°C to +85°C | 54 WLP      |
| MAX14748BEWW+  | -40°C to +85°C | 54 WLP      |
| MAX14748BEWW+T | -40°C to +85°C | 54 WLP      |

<sup>+</sup>Denotes a lead(Pb)-free package/RoHS-compliant package. See <u>Table 61</u> for the device differences.

# Chip Information PROCESS: BiCMOS

Maxim Integrated | 70 www.maximintegrated.com

 $T = \overline{Tape and reel}$ .

#### **Revision History**

| REVISION<br>NUMBER | REVISION<br>DATE | DESCRIPTION   | PAGES<br>CHANGED                                   |
|--------------------|------------------|---|--|
| 0                  | 6/17             | Initial release   | _  |
| 1                  | 12/17            | Added MAX14748C as future product   | 1, 6, 27, 29,<br>35, 36, 52, 58,<br>59, 67, 68, 70 |
| 2                  | 3/18             | Updated Bump Configuration, Figure 4, Register Map, Table 33, Table 60, and Ordering Information table                                  | 15, 27, 35, 52,                                    |
| 3                  | 4/18             | Updated the <i>Electrical Characteristics</i> table, <i>Register Map</i> , Tables 8, 17, 24, 33   | 3, 35, 38, 43, 47, 52                              |
| 3.1                | 5/18             | Corrected Bump Configuration diagram  | 15   |
| 4                  | 5/18             | Corrected Bump Configuration diagram  | 15   |
| 5                  | 9/18             | Updated the <i>Electrical Characteristics</i> table, <i>Typical Operating Characteristics</i> global conditions, and Table 60.          | 2–14, 67   |
| 6                  | 10/18            | Updated Table 59 and Table 61; corrected footnote and formatting for Table 3, and corrected typos in Register Tables to say "Read-Only" | 36, 52–56,<br>61–62, 65, 68                        |
| 7                  | 3/19             | Updated the Electrical Characteristics table and Figure 4   | 8, 27  |
| 8                  | 7/19             | Added the Deeply Discharged Battery section   | 30   |

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331