



# ATmega809/1609/3209/4809 – 48-pin

---

## 48-pin Data Sheet – megaAVR® 0-series

---

### Introduction

---

The ATmega809/1609/3209/4809 microcontrollers of the megaAVR® 0-series are using the AVR® processor with hardware multiplier, running at up to 20 MHz, with a wide range of Flash sizes up to 48 KB, up to 6 KB of SRAM, and 256 bytes of EEPROM in 28-, 32-, 40-, or 48-pin package. The series uses the latest technologies from Microchip with a flexible and low-power architecture including Event System and SleepWalking, accurate analog features and advanced peripherals.

The devices described here offer Flash sizes from 8 KB to 48 KB in a 48-pin package.

### Features

---

- AVR® CPU
  - Single-cycle I/O access
  - Two-level interrupt controller
  - Two-cycle hardware multiplier
- Memories
  - Up to 48 KB In-system self-programmable Flash memory
  - 256B EEPROM
  - Up to 6 KB SRAM
  - Write/Erase endurance:
    - Flash 10,000 cycles
    - EEPROM 100,000 cycles
  - Data retention: 40 Years at 55°C
- System
  - Power-on Reset (POR) circuit
  - Brown-out Detector (BOD)
  - Clock options:
    - 16/20 MHz low-power internal oscillator
    - 32.768 kHz Ultra Low-Power (ULP) internal oscillator
    - 32.768 kHz external crystal oscillator
    - External clock input
  - Single pin Unified Program Debug Interface (UPDI)
  - Three sleep modes:
    - Idle with all peripherals running for immediate wake-up
    - Standby
      - Configurable operation of selected peripherals

- SleepWalking peripherals
  - Power-Down with limited wake-up functionality
- Peripherals
  - One 16-bit Timer/Counter type A (TCA) with a dedicated period register and three compare channels
  - Four 16-bit Timer/Counter type B with input capture (TCB)
  - One 16-bit Real-Time Counter (RTC) running from an external crystal or an internal RC oscillator
  - Four USART with fractional baud rate generator, auto-baud, and start-of-frame detection
  - Master/slave Serial Peripheral Interface (SPI)
  - Dual mode Master/Slave TWI with dual address match
    - Standard mode (Sm, 100 kHz)
    - Fast mode (Fm, 400 kHz)
    - Fast mode plus (Fm+, 1 MHz)
  - Event System for CPU independent and predictable inter-peripheral signaling
  - Configurable Custom Logic (CCL) with up to four programmable Look-up Tables (LUT)
  - One Analog Comparator (AC) with a scalable reference input
  - One 10-bit 150 ksps Analog to Digital Converter (ADC)
  - Five selectable internal voltage references: 0.55V, 1.1V, 1.5V, 2.5V, and 4.3V
  - CRC code memory scan hardware
    - Optional automatic scan before code execution is allowed
  - Watchdog Timer (WDT) with Window mode, with separate on-chip oscillator
  - External interrupt on all general purpose pins
- I/O and Packages:
  - 41 programmable I/O lines
  - 48-pin UQFN 6x6 and TQFP 7x7
- Temperature Range: -40°C to 125°C
- Speed Grades -40°C to 105°C:
  - 0-5 MHz @ 1.8V – 5.5V
  - 0-10 MHz @ 2.7V – 5.5V
  - 0-20 MHz @ 4.5V – 5.5V
- Speed Grades -40°C to 125°C:
  - 0-8 MHz @ 2.7V - 5.5V
  - 0-16 MHz @ 4.5V - 5.5V


## **Table of Contents**

---

|                                             |    |
|---------------------------------------------|----|
| Introduction.....                           | 1  |
| Features.....                               | 1  |
| 1. Block Diagram.....                       | 5  |
| 2. Pinout.....                              | 6  |
| 2.1. 48-pin UQFN/TQFP.....                  | 6  |
| 3. I/O Multiplexing and Considerations..... | 7  |
| 3.1. Multiplexed Signals.....               | 7  |
| 4. Electrical Characteristics.....          | 9  |
| 4.1. Disclaimer.....                        | 9  |
| 4.2. Absolute Maximum Ratings .....         | 9  |
| 4.3. General Operating Ratings .....        | 9  |
| 4.4. Power Considerations.....              | 11 |
| 4.5. Power Consumption.....                 | 11 |
| 4.6. Peripherals Power Consumption.....     | 13 |
| 4.7. BOD and POR Characteristics.....       | 14 |
| 4.8. External Reset Characteristics.....    | 15 |
| 4.9. Oscillators and Clocks.....            | 15 |
| 4.10. I/O Pin Characteristics.....          | 17 |
| 4.11. USART.....                            | 19 |
| 4.12. SPI.....                              | 20 |
| 4.13. TWI.....                              | 21 |
| 4.14. VREF.....                             | 23 |
| 4.15. ADC.....                              | 25 |
| 4.16. AC.....                               | 28 |
| 4.17. UPDI Timing.....                      | 29 |
| 4.18. Programming Time.....                 | 30 |
| 5. Typical Characteristics.....             | 31 |
| 5.1. Power Consumption.....                 | 31 |
| 5.2. GPIO.....                              | 39 |
| 5.3. VREF Characteristics.....              | 46 |
| 5.4. BOD Characteristics.....               | 48 |
| 5.5. ADC Characteristics.....               | 51 |
| 5.6. AC Characteristics.....                | 61 |
| 5.7. OSC20M Characteristics.....            | 63 |
| 5.8. OSCULP32K Characteristics.....         | 65 |
| 6. Ordering Information.....                | 67 |
| 7. Online Package Drawings.....             | 68 |


|                                                 |    |
|-------------------------------------------------|----|
| 8. Package Drawings.....                        | 69 |
| 8.1. 48-Pin TQFP.....                           | 69 |
| 8.2. 48-Pin UQFN.....                           | 73 |
| 9. Conventions.....                             | 77 |
| 9.1. Memory Size and Type.....                  | 77 |
| 9.2. Frequency and Time.....                    | 77 |
| 10. Data Sheet Revision History.....            | 78 |
| 10.1. Rev.B - 03/2019.....                      | 78 |
| 10.2. Rev. A - 02/2018.....                     | 78 |
| The Microchip Web Site.....                     | 79 |
| Customer Change Notification Service.....       | 79 |
| Customer Support.....                           | 79 |
| Product Identification System.....              | 80 |
| Microchip Devices Code Protection Feature.....  | 80 |
| Legal Notice.....                               | 80 |
| Trademarks.....                                 | 81 |
| Quality Management System Certified by DNV..... | 81 |
| Worldwide Sales and Service.....                | 82 |

## 1. Block Diagram



## 2. Pinout

### 2.1 48-pin UQFN/TQFP



#### Power

-  Input supply
-  Ground
-  GPIO on VDD power domain
-  GPIO on AVDD power domain

#### Functionality

-  Programming, debug
-  Clock, crystal
-  TWI
-  Digital functions only
-  Analog functions

# ATmega809/1609/3209/4809 – 48-pin

## I/O Multiplexing and Considerations

### 3. I/O Multiplexing and Considerations

#### 3.1 Multiplexed Signals

| UQFN48/<br>TQFP48 | Pin name <sup>(1,2)</sup> | Special | ADC0  | AC0 | USARTn                | SPI0                | TWI0                   | TCA0                 | TCBn                | EVSYS                 | CCL-LUTn             |
|-------------------|---------------------------|---------|-------|-----|-----------------------|---------------------|------------------------|----------------------|---------------------|-----------------------|----------------------|
| 44                | PA0                       | EXTCLK  |       |     | 0,TxD                 |                     |                        | 0-W00                |                     |                       | 0-IN0                |
| 45                | PA1                       |         |       |     | 0,RxD                 |                     |                        | 0-W01                |                     |                       | 0-IN1                |
| 46                | PA2                       | TWI     |       |     | 0,XCK                 |                     | SDA(MS)                | 0-W02                | 0-WO                | EVOUTA                | 0-IN2                |
| 47                | PA3                       | TWI     |       |     | 0,XDIR                |                     | SCL(MS)                | 0-W03                | 1-WO                |                       | 0-OUT                |
| 48                | PA4                       |         |       |     | 0,TxD <sup>(3)</sup>  | MOSI                |                        | 0-W04                |                     |                       |                      |
| 1                 | PA5                       |         |       |     | 0,RxD <sup>(3)</sup>  | MISO                |                        | 0-W05                |                     |                       |                      |
| 2                 | PA6                       |         |       |     | 0,XCK <sup>(3)</sup>  | SCK                 |                        |                      |                     |                       | 0-OUT <sup>(3)</sup> |
| 3                 | PA7                       | CLKOUT  |       | OUT | 0,XDIR <sup>(3)</sup> | SS                  |                        |                      |                     | EVOUTA <sup>(3)</sup> |                      |
| 4                 | PB0                       |         |       |     | 3,TxD                 |                     |                        | 0-W00 <sup>(3)</sup> |                     |                       |                      |
| 5                 | PB1                       |         |       |     | 3,RxD                 |                     |                        | 0-W01 <sup>(3)</sup> |                     |                       |                      |
| 6                 | PB2                       |         |       |     | 3,XCK                 |                     |                        | 0-W02 <sup>(3)</sup> |                     | EVOUTB                |                      |
| 7                 | PB3                       |         |       |     | 3,XDIR                |                     |                        | 0-W03 <sup>(3)</sup> |                     |                       |                      |
| 8                 | PB4                       |         |       |     | 3,TxD <sup>(3)</sup>  |                     |                        | 0-W04 <sup>(3)</sup> | 2-WO <sup>(3)</sup> |                       |                      |
| 9                 | PB5                       |         |       |     | 3,RxD <sup>(3)</sup>  |                     |                        | 0-W05 <sup>(3)</sup> | 3-WO                |                       |                      |
| 10                | PC0                       |         |       |     | 1,TxD                 | MOSI <sup>(3)</sup> |                        | 0-W00 <sup>(3)</sup> | 2-WO                |                       | 1-IN0                |
| 11                | PC1                       |         |       |     | 1,RxD                 | MISO <sup>(3)</sup> |                        | 0-W01 <sup>(3)</sup> | 3-WO <sup>(3)</sup> |                       | 1-IN1                |
| 12                | PC2                       | TWI     |       |     | 1,XCK                 | SCK <sup>(3)</sup>  | SDA(MS) <sup>(3)</sup> | 0-W02 <sup>(3)</sup> |                     | EVOUTC                | 1-IN2                |
| 13                | PC3                       | TWI     |       |     | 1,XDIR                | SS <sup>(3)</sup>   | SCL(MS) <sup>(3)</sup> | 0-W03 <sup>(3)</sup> |                     |                       | 1-OUT                |
| 14                | VDD                       |         |       |     |                       |                     |                        |                      |                     |                       |                      |
| 15                | GND                       |         |       |     |                       |                     |                        |                      |                     |                       |                      |
| 16                | PC4                       |         |       |     | 1,TxD <sup>(3)</sup>  |                     |                        | 0-W04 <sup>(3)</sup> |                     |                       |                      |
| 17                | PC5                       |         |       |     | 1,RxD <sup>(3)</sup>  |                     |                        | 0-W05 <sup>(3)</sup> |                     |                       |                      |
| 18                | PC6                       |         |       |     | 1,XCK <sup>(3)</sup>  |                     |                        |                      |                     |                       | 1-OUT <sup>(3)</sup> |
| 19                | PC7                       |         |       |     | 1,XDIR <sup>(3)</sup> |                     |                        |                      |                     | EVOUTC <sup>(3)</sup> |                      |
| 20                | PD0                       |         | AIN0  |     |                       |                     |                        | 0-W00 <sup>(3)</sup> |                     |                       | 2-IN0                |
| 21                | PD1                       |         | AIN1  | P3  |                       |                     |                        | 0-W01 <sup>(3)</sup> |                     |                       | 2-IN1                |
| 22                | PD2                       |         | AIN2  | P0  |                       |                     |                        | 0-W02 <sup>(3)</sup> |                     | EVOUTD                | 2-IN2                |
| 23                | PD3                       |         | AIN3  | N0  |                       |                     |                        | 0-W03 <sup>(3)</sup> |                     |                       | 2-OUT                |
| 24                | PD4                       |         | AIN4  | P1  |                       |                     |                        | 0-W04 <sup>(3)</sup> |                     |                       |                      |
| 25                | PD5                       |         | AIN5  | N1  |                       |                     |                        | 0-W05 <sup>(3)</sup> |                     |                       |                      |
| 26                | PD6                       |         | AIN6  | P2  |                       |                     |                        |                      |                     |                       | 2-OUT <sup>(3)</sup> |
| 27                | PD7                       | VREFA   | AIN7  | N2  |                       |                     |                        |                      |                     | EVOUTD <sup>(3)</sup> |                      |
| 28                | AVDD                      |         |       |     |                       |                     |                        |                      |                     |                       |                      |
| 29                | GND                       |         |       |     |                       |                     |                        |                      |                     |                       |                      |
| 30                | PE0                       |         | AIN8  |     |                       | MOSI <sup>(3)</sup> |                        | 0-W00 <sup>(3)</sup> |                     |                       |                      |
| 31                | PE1                       |         | AIN9  |     |                       | MISO <sup>(3)</sup> |                        | 0-W01 <sup>(3)</sup> |                     |                       |                      |
| 32                | PE2                       |         | AIN10 |     |                       | SCK <sup>(3)</sup>  |                        | 0-W02 <sup>(3)</sup> |                     | EVOUTE                |                      |
| 33                | PE3                       |         | AIN11 |     |                       | SS <sup>(3)</sup>   |                        | 0-W03 <sup>(3)</sup> |                     |                       |                      |
| 34                | PF0                       | TOSC1   |       |     | 2,TxD                 |                     |                        | 0-W00 <sup>(3)</sup> |                     |                       | 3-IN0                |
| 35                | PF1                       | TOSC2   |       |     | 2,RxD                 |                     |                        | 0-W01 <sup>(3)</sup> |                     |                       | 3-IN1                |
| 36                | PF2                       | TWI     | AIN12 |     | 2,XCK                 |                     | SDA(S) <sup>(3)</sup>  | 0-W02 <sup>(3)</sup> |                     | EVOUTF                | 3-IN2                |
| 37                | PF3                       | TWI     | AIN13 |     | 2,XDIR                |                     | SCL(S) <sup>(3)</sup>  | 0-W03 <sup>(3)</sup> |                     |                       | 3-OUT                |

# ATmega809/1609/3209/4809 – 48-pin

## I/O Multiplexing and Considerations

.....continued

| UQFN48/<br>TQFP48 | Pin name <sup>(1,2)</sup> | Special | ADC0  | AC0 | USARTn               | SPI0 | TWI0 | TCA0                 | TCBn                | EVSYS | CCL-LUTn             |
|-------------------|---------------------------|---------|-------|-----|----------------------|------|------|----------------------|---------------------|-------|----------------------|
| 38                | PF4                       |         | AIN14 |     | 2,TxD <sup>(3)</sup> |      |      | 0-WO4 <sup>(3)</sup> | 0-WO <sup>(3)</sup> |       |                      |
| 39                | PF5                       |         | AIN15 |     | 2,RxD <sup>(3)</sup> |      |      | 0-WO5 <sup>(3)</sup> | 1-WO <sup>(3)</sup> |       |                      |
| 40                | PF6                       | RESET   |       |     | 2,XCK <sup>(3)</sup> |      |      |                      |                     |       | 3-OUT <sup>(3)</sup> |
| 41                | UPDI                      |         |       |     |                      |      |      |                      |                     |       |                      |
| 42                | VDD                       |         |       |     |                      |      |      |                      |                     |       |                      |
| 43                | GND                       |         |       |     |                      |      |      |                      |                     |       |                      |

### Note:

1. Pin names are of type Pxn, with x being the PORT instance (A,B,C, ...) and n the pin number. Notation for signals is PORTx\_PINn. All pins can be used as event input.
2. All pins can be used for external interrupt, where pins Px2 and Px6 of each port have full asynchronous detection.
3. Alternate pin positions. For selecting the alternate positions, refer to the PORTMUX documentation.

## 4. Electrical Characteristics

### 4.1 Disclaimer

All typical values are measured at  $T = 25^{\circ}\text{C}$  and  $V_{\text{DD}} = 3\text{V}$  unless otherwise specified. All minimum and maximum values are valid across operating temperature and voltage unless otherwise specified.

Typical values given should be considered for design guidance only, and actual part variation around these values is expected.

### 4.2 Absolute Maximum Ratings

Stresses beyond those listed in this section may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4-1. Absolute Maximum Ratings**

| Symbol                | Description                                        | Conditions                                                                                                                                          | Min. | Max.                  | Unit               |
|-----------------------|----------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|------|-----------------------|--------------------|
| $V_{\text{DD}}$       | Power Supply Voltage                               |                                                                                                                                                     | -0.5 | 6                     | V                  |
| $I_{\text{VDD}}$      | Current into a $V_{\text{DD}}$ pin                 | $T_{\text{A}} = [-40, 85]^{\circ}\text{C}$                                                                                                          | -    | 200                   | mA                 |
|                       |                                                    | $T_{\text{A}} = [85, 125]^{\circ}\text{C}$                                                                                                          | -    | 100                   | mA                 |
| $I_{\text{GND}}$      | Current out of a GND pin                           | $T_{\text{A}} = [-40, 85]^{\circ}\text{C}$                                                                                                          | -    | 200                   | mA                 |
|                       |                                                    | $T_{\text{A}} = [85, 125]^{\circ}\text{C}$                                                                                                          | -    | 100                   | mA                 |
| $V_{\text{PIN}}$      | Pin voltage with respect to GND                    |                                                                                                                                                     | -0.5 | $V_{\text{DD}} + 0.5$ | V                  |
| $I_{\text{PIN}}$      | I/O pin sink/source current                        |                                                                                                                                                     | -40  | 40                    | mA                 |
| $I_{\text{c1}}^{(1)}$ | I/O pin injection current except for the RESET pin | $V_{\text{pin}} < \text{GND} - 0.6\text{V}$ or<br>$5.5\text{V} < V_{\text{pin}} \leq 6.1\text{V}$<br>$4.9\text{V} < V_{\text{DD}} \leq 5.5\text{V}$ | -1   | 1                     | mA                 |
| $I_{\text{c2}}^{(1)}$ | I/O pin injection current except for the RESET pin | $V_{\text{pin}} < \text{GND} - 0.6\text{V}$ or<br>$V_{\text{pin}} \leq 5.5\text{V}$<br>$V_{\text{DD}} \leq 4.9\text{V}$                             | -15  | 15                    | mA                 |
| $T_{\text{storage}}$  | Storage temperature                                |                                                                                                                                                     | -65  | 150                   | $^{\circ}\text{C}$ |

**Note:**

- If  $V_{\text{PIN}}$  is lower than  $\text{GND} - 0.6\text{V}$ , then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R = (\text{GND} - 0.6\text{V} - V_{\text{pin}}) / I_{\text{CN}}$ .
  - If  $V_{\text{PIN}}$  is greater than  $V_{\text{DD}} + 0.6\text{V}$ , then a current limiting resistor is required. The positive DC injection current limiting resistor is calculated as  $R = (V_{\text{pin}} - (V_{\text{DD}} + 0.6)) / I_{\text{CN}}$ .

### 4.3 General Operating Ratings

The device must operate within the ratings listed in this section in order for all other electrical characteristics and typical characteristics of the device to be valid.

**Table 4-2. General Operating Conditions**

| Symbol          | Description                 | Condition | Min.               | Max. | Unit |
|-----------------|-----------------------------|-----------|--------------------|------|------|
| V <sub>DD</sub> | Operating Supply Voltage    |           | 1.8 <sup>(1)</sup> | 5.5  | V    |
| T <sub>A</sub>  | Operating temperature range |           | -40                | 125  | °C   |

**Note:**

1. Operation is guaranteed down to 1.8V or V<sub>BOD</sub> with BODLEVEL0, whichever is lower.

**Table 4-3. Operating Voltage and Frequency**


| Symbol               | Description                              | Condition                                                                      | Min. | Max. | Unit |
|----------------------|------------------------------------------|--------------------------------------------------------------------------------|------|------|------|
| f <sub>CLK_CPU</sub> | Nominal operating system clock frequency | V <sub>DD</sub> =[1.8, 5.5]V<br>T <sub>A</sub> =[-40, 105]°C <sup>(1)(4)</sup> | 0    | 5    | MHz  |
|                      |                                          | V <sub>DD</sub> =[2.7, 5.5]V<br>T <sub>A</sub> =[-40, 105]°C <sup>(2)(4)</sup> | 0    | 10   |      |
|                      |                                          | V <sub>DD</sub> =[4.5, 5.5]V<br>T <sub>A</sub> =[-40, 105]°C <sup>(3)(4)</sup> | 0    | 20   |      |
|                      |                                          | V <sub>DD</sub> =[2.7, 5.5]V<br>T <sub>A</sub> =[-40, 125]°C <sup>(2)</sup>    | 0    | 8    |      |
|                      |                                          | V <sub>DD</sub> =[4.5, 5.5]V<br>T <sub>A</sub> =[-40, 125]°C <sup>(2)</sup>    | 0    | 16   |      |

**Note:**

1. Operation is guaranteed down to BOD triggering level, V<sub>BOD</sub> with BODLEVEL0.
2. Operation is guaranteed down to BOD triggering level, V<sub>BOD</sub> with BODLEVEL2.
3. Operation is guaranteed down to BOD triggering level, V<sub>BOD</sub> with BODLEVEL7.
4. These specifications do not apply to automotive range parts (-VAO).

The maximum CPU clock frequency depends on V<sub>DD</sub>. As shown in the figure below, the Maximum Frequency vs. V<sub>DD</sub> is linear between 1.8V < V<sub>DD</sub> < 2.7V and 2.7V < V<sub>DD</sub> < 4.5V.

**Figure 4-1. Maximum Frequency vs.  $V_{DD}$  for  $[-40, 105]^{\circ}\text{C}$**



### 4.4 Power Considerations

The average die junction temperature,  $T_J$  (in  $^{\circ}\text{C}$ ) is given from the formula

$$T_J = T_A + P_D \cdot R_{\theta JA}$$

where  $P_D$  is the total power dissipation.

The total thermal resistance of a package ( $R_{\theta JA}$ ) can be separated into two components,  $R_{\theta JC}$  and  $R_{\theta CA}$ , representing the barrier to heat flow from the semiconductor junction to the package (case) surface ( $R_{\theta JC}$ ) and from the case to the outside ambient air ( $R_{\theta CA}$ ). These terms are related by the equation:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

$R_{\theta JC}$  is device related and cannot be influenced by the user. However,  $R_{\theta CA}$  is user dependent and can be minimized by thermal management techniques such as heat sinks, ambient air cooling, and thermal convection. Thus, good thermal management on the part of the user can significantly reduce  $R_{\theta CA}$  so that  $R_{\theta JA}$  approximately equals  $R_{\theta JC}$ .

The power dissipation curve is negatively sloped as ambient temperature increase. The maximum power dissipation is therefore at minimum ambient temperature while the highest junction temperature occurs at the maximum ambient temperature.

**Table 4-4. Power Dissipation and Junction Temperature vs Temperature**

| Package | $T_A$ Range                                    | $R_{\theta JA}$ ( $^{\circ}\text{C}/\text{W}$ ) | $P_D$ (W) Typical | $T_J - T_A$ ( $^{\circ}\text{C}$ ) Typical |
|---------|------------------------------------------------|-------------------------------------------------|-------------------|--------------------------------------------|
| UQFN48  | $-40^{\circ}\text{C}$ to $125^{\circ}\text{C}$ |                                                 | 1.0               |                                            |
| TQFP48  | $-40^{\circ}\text{C}$ to $125^{\circ}\text{C}$ |                                                 | 1.0               |                                            |

### 4.5 Power Consumption

The values are measured power consumption under the following conditions, except where noted:

- $V_{DD}=3\text{V}$
- $T_A=25^{\circ}\text{C}$
- OSC20M used as system clock source, except where otherwise specified

- System power consumption measured with peripherals disabled and I/O ports driven low with inputs disabled

**Table 4-5. Power Consumption in Active and Idle Mode**

| Mode   | Description              | Condition                                    |                     | Typ. | Max. | Unit |
|--------|--------------------------|----------------------------------------------|---------------------|------|------|------|
| Active | Active power consumption | f <sub>CLK_CPU</sub> =20 MHz (OSC20M)        | V <sub>DD</sub> =5V | 8.5  | -    | mA   |
|        |                          | f <sub>CLK_CPU</sub> =10 MHz (OSC20M div2)   | V <sub>DD</sub> =5V | 4.3  | -    | mA   |
|        |                          |                                              | V <sub>DD</sub> =3V | 2.3  | -    | mA   |
|        |                          | f <sub>CLK_CPU</sub> =5 MHz (OSC20M div4)    | V <sub>DD</sub> =5V | 2.2  | -    | mA   |
|        |                          |                                              | V <sub>DD</sub> =3V | 1.2  | -    | mA   |
|        |                          |                                              | V <sub>DD</sub> =2V | 0.75 | -    | mA   |
|        |                          | f <sub>CLK_CPU</sub> =32.768 kHz (OSCULP32K) | V <sub>DD</sub> =5V | 16.4 | -    | μA   |
|        |                          |                                              | V <sub>DD</sub> =3V | 9.0  | -    | μA   |
|        |                          |                                              | V <sub>DD</sub> =2V | 6.0  | -    | μA   |
| Idle   | Idle power consumption   | f <sub>CLK_CPU</sub> =20 MHz (OSC20M)        | V <sub>DD</sub> =5V | 2.8  | -    | mA   |
|        |                          | f <sub>CLK_CPU</sub> =10 MHz (OSC20M div2)   | V <sub>DD</sub> =5V | 1.4  | -    | mA   |
|        |                          |                                              | V <sub>DD</sub> =3V | 0.8  | -    | mA   |
|        |                          | f <sub>CLK_CPU</sub> =5 MHz (OSC20M div4)    | V <sub>DD</sub> =5V | 0.7  | -    | mA   |
|        |                          |                                              | V <sub>DD</sub> =3V | 0.4  | -    | mA   |
|        |                          |                                              | V <sub>DD</sub> =2V | 0.25 | -    | mA   |
|        |                          | f <sub>CLK_CPU</sub> =32.768 kHz (OSCULP32K) | V <sub>DD</sub> =5V | 5.6  | -    | μA   |
|        |                          |                                              | V <sub>DD</sub> =3V | 2.8  | -    | μA   |
|        |                          |                                              | V <sub>DD</sub> =2V | 1.8  | -    | μA   |

**Table 4-6. Power Consumption in Power-Down, Standby and Reset Mode**

| Mode    | Description               | Condition                                                  |                     | Typ.<br>25°C | Max.<br>85°C <sup>(1)</sup> | Max.<br>125°C | Unit |
|---------|---------------------------|------------------------------------------------------------|---------------------|--------------|-----------------------------|---------------|------|
| Standby | Standby power consumption | RTC running at 1.024 kHz from external XOSC32K (CL=7.5 pF) | V <sub>DD</sub> =3V | 0.7          | -                           | -             | μA   |
|         |                           | RTC running at 1.024 kHz from internal OSCULP32K           | V <sub>DD</sub> =3V | 0.7          | 6.0                         | 16.0          | μA   |

.....continued

| Mode                   | Description                                                                            | Condition               | Typ.<br>25°C        | Max.<br>85°C <sup>(1)</sup> | Max.<br>125°C | Unit       |
|------------------------|----------------------------------------------------------------------------------------|-------------------------|---------------------|-----------------------------|---------------|------------|
| Power Down/<br>Standby | Power down/<br>Standby power consumption are the same when all peripherals are stopped | All peripherals stopped | V <sub>DD</sub> =3V | 0.1                         | 5.0           | 15.0<br>μA |
| Reset                  | Reset power consumption                                                                | RESET line pulled low   | V <sub>DD</sub> =3V | 100                         | -             | -<br>μA    |

**Note:**

- These parameters are for design guidance only and are not tested.

## 4.6 Peripherals Power Consumption

The table below can be used to calculate the additional current consumption for the different I/O peripherals in the various operating modes.

Some peripherals will request the clock to be enabled when operating in STANDBY. See the peripheral chapter for further information.

Operating conditions:

- V<sub>DD</sub>=3V
- T=25°C
- OSC20M at 1 MHz used as system clock source, except where otherwise specified
- In Idle Sleep mode, except where otherwise specified

**Table 4-7. Peripherals Power Consumption**

| Peripheral                | Conditions                    | Typ. <sup>(1)</sup> | Unit |
|---------------------------|-------------------------------|---------------------|------|
| BOD                       | Continuous                    | 19                  | μA   |
|                           | Sampling @ 1 kHz              | 1.2                 |      |
| TCA                       | 16-bit count @ 1 MHz          | 13.0                | μA   |
| TCB                       | 16-bit count @ 1 MHz          | 7.4                 | μA   |
| RTC                       | 16-bit count @ OSCULP32K      | 1.2                 | μA   |
| WDT (including OSCULP32K) |                               | 0.7                 | μA   |
| OSC20M                    |                               | 130                 | μA   |
| AC                        | Fast Mode <sup>(2)</sup>      | 92                  | μA   |
|                           | Low-Power Mode <sup>(2)</sup> | 45                  |      |
| ADC <sup>(3)</sup>        | 50 ksps                       | 330                 | μA   |
|                           | 100 ksps                      | 340                 |      |

.....continued

| Peripheral        | Conditions             | Typ. <sup>(1)</sup> | Unit |
|-------------------|------------------------|---------------------|------|
| XOSC32K           | C <sub>L</sub> =7.5 pF | 0.5                 | μA   |
| OSCULP32K         |                        | 0.4                 | μA   |
| USART             | Enable @ 9600 Baud     | 13.0                | μA   |
| SPI (Master)      | Enable @ 100 kHz       | 2.1                 | μA   |
| TWI (Master)      | Enable @ 100 kHz       | 24.0                | μA   |
| TWI (Slave)       | Enable @ 100 kHz       | 17.0                | μA   |
| Flash programming | Erase Operation        | 1.5                 | mA   |
|                   | Write Operation        | 3.0                 |      |

**Note:**

1. Current consumption of the module only. To calculate the total internal power consumption of the microcontroller, add this value to the base power consumption given in “Power Consumption” section in electrical characteristics.
2. CPU in Standby mode.
3. Average power consumption with ADC active in Free-Running mode.

## 4.7 BOD and POR Characteristics

**Table 4-8. Power Supply Characteristics**

| Symbol              | Description    | Condition | Min. | Typ. | Max.               | Unit |
|---------------------|----------------|-----------|------|------|--------------------|------|
| SRON <sup>(1)</sup> | Power-on Slope |           | -    | -    | 100 <sup>(2)</sup> | V/ms |

**Note:**

1. For design guidance only and not tested in production.
2. A slope faster than the maximum rating can trigger a reset of the device if changing the voltage level after an initial power-up.

**Table 4-9. Power-on Reset (POR) Characteristics**

| Symbol           | Description                                      | Condition                                        | Min.               | Typ. | Max.               | Unit |
|------------------|--------------------------------------------------|--------------------------------------------------|--------------------|------|--------------------|------|
| V <sub>POR</sub> | POR threshold voltage on V <sub>DD</sub> falling | V <sub>DD</sub> falls/rises at 0.5V/ms or slower | 0.8 <sup>(1)</sup> | -    | 1.6 <sup>(1)</sup> | V    |
|                  | POR threshold voltage on V <sub>DD</sub> rising  |                                                  | 1.4 <sup>(1)</sup> | -    | 1.8                |      |

**Note:**

1. For design guidance only and not tested in production.

**Table 4-10. Brown-out Detector (BOD) Characteristics**

| Symbol               | Description                          | Condition                               | Min. | Typ. | Max. | Unit |
|----------------------|--------------------------------------|-----------------------------------------|------|------|------|------|
| V <sub>BOD</sub>     | BOD detection level (falling/rising) | BODLEVEL0                               | 1.7  | 1.8  | 2.0  | V    |
|                      |                                      | BODLEVEL2                               | 2.4  | 2.6  | 2.9  |      |
|                      |                                      | BODLEVEL7                               | 3.9  | 4.3  | 4.5  |      |
| V <sub>HYS</sub>     | Hysteresis                           | BODLEVEL0                               | -    | 25   | -    | mV   |
|                      |                                      | BODLEVEL2                               | -    | 40   | -    |      |
|                      |                                      | BODLEVEL7                               | -    | 80   | -    |      |
| t <sub>BOD</sub>     | Detection time                       | Continuous                              | -    | 7    | -    | μs   |
|                      |                                      | Sampled, 1 kHz                          | -    | 1    | -    | ms   |
|                      |                                      | Sampled, 125 Hz                         | -    | 8    | -    |      |
| t <sub>startup</sub> | Start-up time                        | Time from enable to ready               | -    | 40   | -    | μs   |
| V <sub>INT</sub>     | Interrupt level 0                    | Percentage above the selected BOD level | -    | 4    | -    | %    |
|                      | Interrupt level 1                    |                                         | -    | 13   | -    |      |
|                      | Interrupt level 2                    |                                         | -    | 25   | -    |      |

## 4.8 External Reset Characteristics

**Table 4-11. External Reset Characteristics**

| Mode                 | Description                                                         | Condition              | Min.                | Typ. | Max.                 | Unit |
|----------------------|---------------------------------------------------------------------|------------------------|---------------------|------|----------------------|------|
| V <sub>VIH_RST</sub> | Input Voltage for $\overline{\text{RESET}}$                         |                        | 0.7×V <sub>DD</sub> | -    | V <sub>DD</sub> +0.2 | V    |
| V <sub>VIL_RST</sub> | Input Low Voltage for $\overline{\text{RESET}}$                     |                        | -0.2                | -    | 0.3×V <sub>DD</sub>  |      |
| t <sub>MIN_RST</sub> | Minimum pulse width on $\overline{\text{RESET}}$ pin <sup>(1)</sup> |                        | -                   | -    | 2.5                  | μs   |
| R <sub>p_RST</sub>   | $\overline{\text{RESET}}$ pull-up resistor                          | V <sub>Reset</sub> =0V | 20                  | 35   | 50                   | kΩ   |

**Note:**

- These parameters are for design guidance only and are not production tested.

## 4.9 Oscillators and Clocks

Operating conditions:

- V<sub>DD</sub>=3V, except where specified otherwise

**Table 4-12. 20 MHz Internal Oscillator (OSC20M) Characteristics**

| Symbol              | Description                   | Condition |                            | Min. | Typ. | Max. | Unit |
|---------------------|-------------------------------|-----------|----------------------------|------|------|------|------|
| f <sub>OSC20M</sub> | Factory calibration frequency | FREQSEL=0 | T <sub>A</sub> =25°C, 3.0V |      | 16   |      | MHz  |
|                     |                               | FREQSEL=1 |                            |      | 20   |      |      |

.....continued

| Symbol               | Description                                                                                        | Condition                                             | Min.                                                    | Typ. | Max. | Unit |
|----------------------|----------------------------------------------------------------------------------------------------|-------------------------------------------------------|---------------------------------------------------------|------|------|------|
| f <sub>CAL</sub>     | Frequency calibration range                                                                        | OSC16M <sup>(2)</sup>                                 | 14.5                                                    |      | 17.5 | MHz  |
|                      |                                                                                                    | OSC20M <sup>(2)</sup>                                 | 18.5                                                    |      | 21.5 | MHz  |
| E <sub>TOTAL</sub>   | Total error with 16 MHz and 20 MHz frequency selection                                             | From target frequency                                 | T <sub>A</sub> =25°C, 3.0V                              | -1.5 | 1.5  | %    |
|                      |                                                                                                    |                                                       | T <sub>A</sub> =[0, 70]°C, V <sub>DD</sub> =[1.8, 3.6]V | -2.0 | 2.0  | %    |
|                      |                                                                                                    |                                                       | Full operation range                                    | -4.0 | 4.0  | %    |
| E <sub>DRIFT</sub>   | Accuracy with 16 MHz and 20 MHz frequency selection relative to the factory-stored frequency value | Factory calibrated V <sub>DD</sub> =3V <sup>(1)</sup> | T <sub>A</sub> =[0, 70]°C, V <sub>DD</sub> =[1.8, 5.5]V | -1.8 | 1.8  | %    |
| Δf <sub>OSC20M</sub> | Calibration step size                                                                              |                                                       | -                                                       | 0.75 | -    | %    |
| D <sub>OSC20M</sub>  | Duty cycle                                                                                         |                                                       | -                                                       | 50   | -    | %    |
| t <sub>startup</sub> | Start-up time                                                                                      | Within 2% accuracy                                    | -                                                       | 12   | -    | μs   |

**Note:**

1. See also the description of OSC20M on calibration.
2. Oscillator Frequencies above speed specification must be divided so the CPU clock is always within specification.

**Table 4-13. 32.768 kHz Internal Oscillator (OSCULP32K) Characteristics**

| Symbol                 | Description                       | Condition                                               | Min. | Typ.   | Max. | Unit |
|------------------------|-----------------------------------|---------------------------------------------------------|------|--------|------|------|
| f <sub>OSCULP32K</sub> | Factory calibration frequency     |                                                         |      | 32.768 |      | kHz  |
|                        | Factory calibration accuracy      | T <sub>A</sub> =25°C, 3.0V                              | -3   |        | 3    | %    |
| E <sub>TOTAL</sub>     | Total error from target frequency | T <sub>A</sub> =[0, 70]°C, V <sub>DD</sub> =[1.8, 3.6]V | -10  |        | +10  | %    |
|                        |                                   | Full operation range                                    | -20  |        | +20  |      |
| D <sub>OSCULP32K</sub> | Duty cycle                        |                                                         |      | 50     |      | %    |
| t <sub>startup</sub>   | Start-up time                     |                                                         | -    | 250    | -    | μs   |

**Table 4-14. 32.768 kHz External Crystal Oscillator (XOSC32K) Characteristics**


| Symbol                   | Description                             | Condition              | Min. | Typ.   | Max. | Unit |
|--------------------------|-----------------------------------------|------------------------|------|--------|------|------|
| f <sub>out</sub>         | Frequency                               |                        | -    | 32.768 | -    | kHz  |
| t <sub>startup</sub>     | Start-up time                           | C <sub>L</sub> =7.5 pF | -    | 300    | -    | ms   |
| C <sub>L</sub>           | Crystal load capacitance <sup>(1)</sup> |                        | 7.5  | -      | 12.5 | pF   |
| C <sub>TOSC1/TOSC2</sub> | Parasitic pin capacitance               |                        | -    | 5.5    | -    | pF   |

.....continued

| Symbol             | Description                                    | Condition            | Min. | Typ. | Max. | Unit       |
|--------------------|------------------------------------------------|----------------------|------|------|------|------------|
| ESR <sup>(1)</sup> | Equivalent Series Resistance - Safety Factor=3 | $C_L=7.5\text{ pF}$  | -    | -    | 80   | k $\Omega$ |
|                    |                                                | $C_L=12.5\text{ pF}$ | -    | -    | 40   |            |

**Note:**

1. This parameter is for design guidance only and not production tested.

**Figure 4-2. External Clock Waveform Characteristics****Table 4-15. External Clock Characteristics**

| Symbol                  | Description                                       | Condition | $V_{DD}=[1.8, 5.5]\text{V}$ |      | $V_{DD}=[2.7, 5.5]\text{V}$ |      | $V_{DD}=[4.5, 5.5]\text{V}$ |      | Unit |
|-------------------------|---------------------------------------------------|-----------|-----------------------------|------|-----------------------------|------|-----------------------------|------|------|
|                         |                                                   |           | Min.                        | Max. | Min.                        | Max. | Min.                        | Max. |      |
| $f_{CLCL}$              | Frequency                                         |           | 0                           | 5.0  | 0.0                         | 10.0 | 0.0                         | 20.0 | MHz  |
| $t_{CLCL}$              | Clock Period                                      |           | 200                         | -    | 100                         | -    | 50                          | -    | ns   |
| $t_{CHCX}^{(1)}$        | High Time                                         |           | 80                          | -    | 40                          | -    | 20                          | -    | ns   |
| $t_{CLCX}^{(1)}$        | Low Time                                          |           | 80                          | -    | 40                          | -    | 20                          | -    | ns   |
| $t_{CLCH}^{(1)}$        | Rise Time (for maximum frequency)                 |           | -                           | 40   | -                           | 20   | -                           | 10   | ns   |
| $t_{CHCL}^{(1)}$        | Fall Time (for maximum frequency)                 |           | -                           | 40   | -                           | 20   | -                           | 10   | ns   |
| $\Delta t_{CLCL}^{(1)}$ | Change in period from one clock cycle to the next |           | -                           | 20   | -                           | 20   | -                           | 20   | %    |

**Note:**

1. This parameter is for design guidance only and not production tested.

**4.10 I/O Pin Characteristics****Table 4-16. I/O Pin Characteristics ( $T_A=[-40, 85]^\circ\text{C}$ ,  $V_{DD}=[1.8, 5.5]\text{V}$  unless otherwise noted)**

| Symbol   | Description        | Condition | Min.                | Typ. | Max.                 | Unit |
|----------|--------------------|-----------|---------------------|------|----------------------|------|
| $V_{IL}$ | Input Low Voltage  |           | -0.2                | -    | $0.3 \times V_{DD}$  | V    |
| $V_{IH}$ | Input High Voltage |           | $0.7 \times V_{DD}$ | -    | $V_{DD}+0.2\text{V}$ | V    |

# ATmega809/1609/3209/4809 – 48-pin

## Electrical Characteristics


| .....continued    |                                                                             |                                                  |      |        |      |            |
|-------------------|-----------------------------------------------------------------------------|--------------------------------------------------|------|--------|------|------------|
| Symbol            | Description                                                                 | Condition                                        | Min. | Typ.   | Max. | Unit       |
| $I_{IH} / I_{IL}$ | I/O pin Input Leakage Current                                               | $V_{DD}=5.5V$ , pin high                         | -    | < 0.05 | -    | $\mu A$    |
|                   |                                                                             | $V_{DD}=5.5V$ , pin low                          | -    | < 0.05 | -    |            |
| $V_{OL}$          | I/O pin drive strength                                                      | $V_{DD}=1.8V$ , $I_{OL}=1.5\text{ mA}$           | -    | -      | 0.36 | V          |
|                   |                                                                             | $V_{DD}=3.0V$ , $I_{OL}=7.5\text{ mA}$           | -    | -      | 0.6  |            |
|                   |                                                                             | $V_{DD}=5.0V$ , $I_{OL}=15\text{ mA}$            | -    | -      | 1    |            |
| $V_{OH}$          | I/O pin drive strength                                                      | $V_{DD}=1.8V$ , $I_{OH}=1.5\text{ mA}$           | 1.44 | -      | -    | V          |
|                   |                                                                             | $V_{DD}=3.0V$ , $I_{OH}=7.5\text{ mA}$           | 2.4  | -      | -    |            |
|                   |                                                                             | $V_{DD}=5.0V$ , $I_{OH}=15\text{ mA}$            | 4    | -      | -    |            |
| $I_{total}$       | Maximum combined I/O sink/<br>source current per pin group <sup>(1,2)</sup> | $T_A=125^\circ C$                                | -    | -      | 100  | mA         |
|                   | Maximum combined I/O sink/<br>source current per pin group <sup>(1,2)</sup> | $T_A=25^\circ C$                                 | -    | -      | 200  |            |
| $t_{RISE}$        | Rise time                                                                   | $V_{DD}=3.0V$ , load=20 pF                       | -    | 2.5    | -    | ns         |
|                   |                                                                             | $V_{DD}=5.0V$ , load=20 pF                       | -    | 1.5    | -    |            |
|                   |                                                                             | $V_{DD}=3.0V$ , load=20 pF,<br>slew rate enabled | -    | 19     | -    |            |
|                   |                                                                             | $V_{DD}=5.0V$ , load=20 pF,<br>slew rate enabled | -    | 9      | -    |            |
| $t_{FALL}$        | Fall time                                                                   | $V_{DD}=3.0V$ , load=20 pF                       | -    | 2.0    | -    | ns         |
|                   |                                                                             | $V_{DD}=5.0V$ , load=20 pF                       | -    | 1.3    | -    |            |
|                   |                                                                             | $V_{DD}=3.0V$ , load=20 pF,<br>slew rate enabled | -    | 21     | -    |            |
|                   |                                                                             | $V_{DD}=5.0V$ , load=20 pF,<br>slew rate enabled | -    | 11     | -    |            |
| $C_{pin}$         | I/O pin capacitance except for<br>TOSC, VREFA, and TWI pins                 |                                                  | -    | 3.5    | -    | pF         |
| $C_{pin}$         | I/O pin capacitance on TOSC pins                                            |                                                  | -    | 4      | -    | pF         |
| $C_{pin}$         | I/O pin capacitance on TWI pins                                             |                                                  | -    | 10     | -    | pF         |
| $C_{pin}$         | I/O pin capacitance on VREFA pin                                            |                                                  | -    | 14     | -    | pF         |
| $R_p$             | Pull-up resistor                                                            |                                                  | 20   | 35     | 50   | k $\Omega$ |

### Note:

1. Pin group A (PA[7:0]), PF[6:2]), pin group B (PB[7:0], PC[7:0]), pin group C (PD[7:0], PE[3:0], PF[1:0]). For 28-pin and 32-pin devices pin group A and B should be seen as a single group. The combined continuous sink/source current for each individual group should not exceed the limits.
2. These parameters are for design guidance only and are not production tested.

## 4.11 USART

**Figure 4-3. USART in SPI Mode - Timing Requirements in Master Mode**



**Table 4-17. USART in SPI Master Mode - Timing Characteristics**


| Symbol <sup>(1)</sup> | Description         | Condition | Min. | Typ.                 | Max. | Unit |
|-----------------------|---------------------|-----------|------|----------------------|------|------|
| $f_{SCK}$             | SCK clock frequency | Master    | -    | -                    | 10   | MHz  |
| $t_{SCK}$             | SCK period          | Master    | 100  | -                    | -    | ns   |
| $t_{SCKW}$            | SCK high/low width  | Master    | -    | $0.5 \times t_{SCK}$ | -    | ns   |
| $t_{SCKR}$            | SCK rise time       | Master    | -    | 2.7                  | -    | ns   |
| $t_{SCKF}$            | SCK fall time       | Master    | -    | 2.7                  | -    | ns   |
| $t_{MIS}$             | MISO setup to SCK   | Master    | -    | 10                   | -    | ns   |
| $t_{MIH}$             | MISO hold after SCK | Master    | -    | 10                   | -    | ns   |
| $t_{MOS}$             | MOSI setup to SCK   | Master    | -    | $0.5 \times t_{SCK}$ | -    | ns   |
| $t_{MOH}$             | MOSI hold after SCK | Master    | -    | 1.0                  | -    | ns   |

### Note:


1. These parameters are for design guidance only and are not production tested.

### 4.12 SPI

**Figure 4-4. SPI - Timing Requirements in Master Mode**



**Figure 4-5. SPI - Timing Requirements in Slave Mode**



**Table 4-18. SPI - Timing Characteristics**


| Symbol <sup>(1)</sup> | Description         | Condition | Min. | Typ.            | Max. | Unit |
|-----------------------|---------------------|-----------|------|-----------------|------|------|
| $f_{SCK}$             | SCK clock frequency | Master    | -    | -               | 10   | MHz  |
| $t_{SCK}$             | SCK period          | Master    | 100  | -               | -    | ns   |
| $t_{SCKW}$            | SCK high/low width  | Master    | -    | $0.5 \cdot SCK$ | -    | ns   |
| $t_{SCKR}$            | SCK rise time       | Master    | -    | 2.7             | -    | ns   |
| $t_{SCKF}$            | SCK fall time       | Master    | -    | 2.7             | -    | ns   |
| $t_{MIS}$             | MISO setup to SCK   | Master    | -    | 10              | -    | ns   |
| $t_{MIH}$             | MISO hold after SCK | Master    | -    | 10              | -    | ns   |
| $t_{MOS}$             | MOSI setup to SCK   | Master    | -    | $0.5 \cdot SCK$ | -    | ns   |
| $t_{MOH}$             | MOSI hold after SCK | Master    | -    | 1.0             | -    | ns   |

.....continued

| Symbol <sup>(1)</sup> | Description               | Condition | Min.                        | Typ. | Max. | Unit |
|-----------------------|---------------------------|-----------|-----------------------------|------|------|------|
| $f_{\text{SSCK}}$     | Slave SCK clock frequency | Slave     | -                           | -    | 5    | MHz  |
| $t_{\text{SSCK}}$     | Slave SCK period          | Slave     | $4 \cdot t_{\text{Clkper}}$ | -    | -    | ns   |
| $t_{\text{SSCKW}}$    | SCK high/low width        | Slave     | $2 \cdot t_{\text{Clkper}}$ | -    | -    | ns   |
| $t_{\text{SSCKR}}$    | SCK rise time             | Slave     | -                           | -    | 1600 | ns   |
| $t_{\text{SSCKF}}$    | SCK fall time             | Slave     | -                           | -    | 1600 | ns   |
| $t_{\text{SIS}}$      | MOSI setup to SCK         | Slave     | 3.0                         | -    | -    | ns   |
| $t_{\text{SIH}}$      | MOSI hold after SCK       | Slave     | $t_{\text{Clkper}}$         | -    | -    | ns   |
| $t_{\text{SSS}}$      | SS setup to SCK           | Slave     | 21                          | -    | -    | ns   |
| $t_{\text{SSH}}$      | SS hold after SCK         | Slave     | 20                          | -    | -    | ns   |
| $t_{\text{SOS}}$      | MISO setup to SCK         | Slave     | -                           | 8.0  | -    | ns   |
| $t_{\text{SOH}}$      | MISO hold after SCK       | Slave     | -                           | 13   | -    | ns   |
| $t_{\text{SOSS}}$     | MISO setup after SS low   | Slave     | -                           | 11   | -    | ns   |
| $t_{\text{SOSH}}$     | MISO hold after SS low    | Slave     | -                           | 8.0  | -    | ns   |

**Note:**

1. These parameters are for design guidance only and are not production tested.

**4.13 TWI****Figure 4-6. TWI - Timing Requirements****Table 4-19. TWI - Timing Characteristics**

| Symbol <sup>(1)</sup> | Description         | Condition                                                                                                                                      | Min.                       | Typ. | Max.                       | Unit |
|-----------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|------|----------------------------|------|
| $f_{\text{SCL}}$      | SCL clock frequency | Max. frequency requires system clock at 10 MHz, which, in turn, requires $V_{\text{DD}}=[2.7, 5.5]\text{V}$ and $T=[-40, 105]^{\circ}\text{C}$ | 0                          | -    | 1000                       | kHz  |
| $V_{\text{IH}}$       | Input high voltage  |                                                                                                                                                | $0.7 \times V_{\text{DD}}$ | -    | -                          | V    |
| $V_{\text{IL}}$       | Input low voltage   |                                                                                                                                                | -                          | -    | $0.3 \times V_{\text{DD}}$ | V    |

# ATmega809/1609/3209/4809 – 48-pin

## Electrical Characteristics

.....continued

| Symbol <sup>(1)</sup> | Description                                                    | Condition                                                 |                           | Min.                                                       | Typ. | Max.                              | Unit |
|-----------------------|----------------------------------------------------------------|-----------------------------------------------------------|---------------------------|------------------------------------------------------------|------|-----------------------------------|------|
| V <sub>HYS</sub>      | Hysteresis of Schmitt trigger inputs                           |                                                           |                           | 0.1×V <sub>DD</sub>                                        |      | 0.4×V <sub>DD</sub>               | V    |
| V <sub>OL</sub>       | Output low voltage                                             | I <sub>load</sub> =20 mA, Fast mode+                      |                           | -                                                          | -    | 0.2×V <sub>DD</sub>               | V    |
|                       |                                                                | I <sub>load</sub> =3 mA, Normal mode, V <sub>DD</sub> >2V |                           | -                                                          | -    | 0.4V                              |      |
|                       |                                                                | I <sub>load</sub> =3 mA, Normal mode, V <sub>DD</sub> ≤2V |                           | -                                                          | -    | 0.2×V <sub>DD</sub>               |      |
| I <sub>OL</sub>       | Low-level output current                                       | f <sub>SCL</sub> ≤400 kHz, V <sub>OL</sub> =0.4V          |                           | 3                                                          | -    | -                                 | mA   |
|                       |                                                                | f <sub>SCL</sub> ≤1 MHz, V <sub>OL</sub> =0.4V            |                           | 20                                                         | -    | -                                 |      |
| C <sub>B</sub>        | Capacitive load for each bus line                              | f <sub>SCL</sub> ≤100 kHz                                 |                           | -                                                          | -    | 400                               | pF   |
|                       |                                                                | f <sub>SCL</sub> ≤400 kHz                                 |                           | -                                                          | -    | 400                               |      |
|                       |                                                                | f <sub>SCL</sub> ≤1 MHz                                   |                           | -                                                          | -    | 550                               |      |
| t <sub>R</sub>        | Rise time for both SDA and SCL                                 | f <sub>SCL</sub> ≤100 kHz                                 |                           | -                                                          | -    | 1000                              | ns   |
|                       |                                                                | f <sub>SCL</sub> ≤400 kHz                                 |                           | 20                                                         | -    | 300                               |      |
|                       |                                                                | f <sub>SCL</sub> ≤1 MHz                                   |                           | -                                                          | -    | 120                               |      |
| t <sub>OF</sub>       | Output fall time from V <sub>IHmin</sub> to V <sub>ILmax</sub> | 10 pF < capacitance of bus line < 400 pF                  | f <sub>SCL</sub> ≤400 kHz | 20+0.1×C <sub>B</sub>                                      | -    | 300                               | ns   |
|                       |                                                                |                                                           | f <sub>SCL</sub> ≤1 MHz   | 20+0.1×C <sub>B</sub>                                      | -    | 120                               |      |
| t <sub>SP</sub>       | Spikes suppressed by the input filter                          |                                                           |                           | 0                                                          | -    | 50                                | ns   |
| I <sub>L</sub>        | Input current for each I/O pin                                 | 0.1×V <sub>DD</sub> <V <sub>I</sub> <0.9×V <sub>DD</sub>  |                           | -                                                          | -    | 1                                 | μA   |
| C <sub>I</sub>        | Capacitance for each I/O pin                                   |                                                           |                           | -                                                          | -    | 10                                | pF   |
| R <sub>P</sub>        | Value of pull-up resistor                                      | f <sub>SCL</sub> ≤100 kHz                                 |                           | (V <sub>DD</sub> -V <sub>OL(max)</sub> ) / I <sub>OL</sub> | -    | 1000 ns/ (0.8473×C <sub>B</sub> ) | Ω    |
|                       |                                                                | f <sub>SCL</sub> ≤400 kHz                                 |                           | -                                                          | -    | 300 ns/ (0.8473×C <sub>B</sub> )  |      |
|                       |                                                                | f <sub>SCL</sub> ≤1 MHz                                   |                           | -                                                          | -    | 120 ns/ (0.8473×C <sub>B</sub> )  |      |
| t <sub>HD;STA</sub>   | Hold time (repeated) Start condition                           | f <sub>SCL</sub> ≤100 kHz                                 |                           | 4.0                                                        | -    | -                                 | μs   |
|                       |                                                                | f <sub>SCL</sub> ≤400 kHz                                 |                           | 0.6                                                        | -    | -                                 |      |
|                       |                                                                | f <sub>SCL</sub> ≤1 MHz                                   |                           | 0.26                                                       | -    | -                                 |      |

.....continued

| Symbol <sup>(1)</sup> | Description                                      | Condition                  | Min. | Typ. | Max. | Unit |
|-----------------------|--------------------------------------------------|----------------------------|------|------|------|------|
| t <sub>LOW</sub>      | Low period of SCL Clock                          | f <sub>SCL</sub> ≤ 100 kHz | 4.7  | -    | -    | μs   |
|                       |                                                  | f <sub>SCL</sub> ≤ 400 kHz | 1.3  | -    | -    |      |
|                       |                                                  | f <sub>SCL</sub> ≤ 1 MHz   | 0.5  | -    | -    |      |
| t <sub>HIGH</sub>     | High period of SCL Clock                         | f <sub>SCL</sub> ≤ 100 kHz | 4.0  | -    | -    | μs   |
|                       |                                                  | f <sub>SCL</sub> ≤ 400 kHz | 0.6  | -    | -    |      |
|                       |                                                  | f <sub>SCL</sub> ≤ 1 MHz   | 0.26 | -    | -    |      |
| t <sub>SU;STA</sub>   | Setup time for a repeated Start condition        | f <sub>SCL</sub> ≤ 100 kHz | 4.7  | -    | -    | μs   |
|                       |                                                  | f <sub>SCL</sub> ≤ 400 kHz | 0.6  | -    | -    |      |
|                       |                                                  | f <sub>SCL</sub> ≤ 1 MHz   | 0.26 | -    | -    |      |
| t <sub>HD;DAT</sub>   | Data hold time                                   | f <sub>SCL</sub> ≤ 100 kHz | 0    | -    | 3.45 | μs   |
|                       |                                                  | f <sub>SCL</sub> ≤ 400 kHz | 0    | -    | 0.9  |      |
|                       |                                                  | f <sub>SCL</sub> ≤ 1 MHz   | 0    | -    | 0.45 |      |
| t <sub>SU;DAT</sub>   | Data setup time                                  | f <sub>SCL</sub> ≤ 100 kHz | 250  | -    | -    | ns   |
|                       |                                                  | f <sub>SCL</sub> ≤ 400 kHz | 100  | -    | -    |      |
|                       |                                                  | f <sub>SCL</sub> ≤ 1 MHz   | 50   | -    | -    |      |
| t <sub>SU;STO</sub>   | Setup time for Stop condition                    | f <sub>SCL</sub> ≤ 100 kHz | 4    | -    | -    | μs   |
|                       |                                                  | f <sub>SCL</sub> ≤ 400 kHz | 0.6  | -    | -    |      |
|                       |                                                  | f <sub>SCL</sub> ≤ 1 MHz   | 0.26 | -    | -    |      |
| t <sub>BUF</sub>      | Bus free time between a Stop and Start condition | f <sub>SCL</sub> ≤ 100 kHz | 4.7  | -    | -    | μs   |
|                       |                                                  | f <sub>SCL</sub> ≤ 400 kHz | 1.3  | -    | -    |      |
|                       |                                                  | f <sub>SCL</sub> ≤ 1 MHz   | 0.5  | -    | -    |      |

**Note:**

1. These parameters are for design guidance only and are not production tested.

**4.14 VREF****Table 4-20. Internal Voltage Reference Characteristics**

| Symbol <sup>(1)</sup> | Description   | Min. | Typ. | Max. | Unit |
|-----------------------|---------------|------|------|------|------|
| t <sub>start</sub>    | Start-up time | -    | 25   | -    | μs   |

.....continued

| Symbol <sup>(1)</sup> | Description                         | Min. | Typ. | Max. | Unit |
|-----------------------|-------------------------------------|------|------|------|------|
| V <sub>DD</sub>       | Power supply voltage range for 0V55 | 1.8  | -    | 5.5  | V    |
|                       | Power supply voltage range for 1V1  | 1.8  | -    | 5.5  |      |
|                       | Power supply voltage range for 1V5  | 1.8  | -    | 5.5  |      |
|                       | Power supply voltage range for 2V5  | 3.0  | -    | 5.5  |      |
|                       | Power supply voltage range for 4V3  | 4.8  | -    | 5.5  |      |

**Note:**

1. These parameters are for design guidance only and are not production tested.

**Table 4-21. ADC Internal Voltage Reference Characteristics<sup>(1)</sup>**

| Symbol <sup>(2)</sup>            | Description                | Condition                                        | Min. | Typ. | Max. | Unit |
|----------------------------------|----------------------------|--------------------------------------------------|------|------|------|------|
| 1V1                              | Internal reference voltage | V <sub>DD</sub> =[1.8V, 5.5V]<br>T=[0 - 105]°C   | -2.0 |      | 2.0  | %    |
| 0V55<br>1V5<br>2V5<br>4V3        | Internal reference voltage | V <sub>DD</sub> =[1.8V, 5.5V]<br>T=[0 - 105]°C   | -3.0 |      | 3.0  |      |
| 0V55<br>1V1<br>1V5<br>2V5<br>4V3 | Internal reference voltage | V <sub>DD</sub> =[1.8V, 5.5V]<br>T=[-40 - 125]°C | -5.0 |      | 5.0  |      |

**Note:**

1. These values are based on characterization and not covered by production test limits.
2. The symbols xxxx refer to the respective values of the ADC0REFSEL bit field in the VREF.CTRLA register.

**Table 4-22. AC Internal Voltage Reference Characteristics<sup>(1)</sup>**

| Symbol <sup>(2)</sup>            | Description                | Condition                                        | Min. | Typ. | Max. | Unit |
|----------------------------------|----------------------------|--------------------------------------------------|------|------|------|------|
| 0V55<br>1V1<br>1V5<br>2V5        | Internal reference voltage | V <sub>DD</sub> =[1.8V, 5.5V]<br>T=[0 - 105]°C   | -3.0 |      | 3.0  | %    |
| 0V55<br>1V1<br>1V5<br>2V5<br>4V3 | Internal reference voltage | V <sub>DD</sub> =[1.8V, 5.5V]<br>T=[-40 - 125]°C | -5.0 |      | 5.0  |      |

**Note:**

1. These values are based on characterization and not covered by production test limits.
2. The symbols xxxx refer to the respective values of the AC0REFSEL bit field in the VREF.CTRLA register.

**4.15 ADC****4.15.1 Internal Reference Characteristics**

Operating conditions:

- $V_{DD} = 1.8$  to  $5.5V$
- Temperature =  $-40^{\circ}C$  to  $125^{\circ}C$
- DUTYCYC = 25%
- $CLK_{ADC} = 13 * f_{ADC}$
- SAMPCAP is 10 pF for 0.55V reference, while it is set to 5 pF for  $V_{REF} \geq 1.1V$
- Applies for all allowed combinations of  $V_{REF}$  selections and Sample Rates unless otherwise noted

**Table 4-23. Power Supply, Reference, and Input Range**

| Symbol     | Description         | Conditions                  | Min. | Typ. | Max.         | Unit |
|------------|---------------------|-----------------------------|------|------|--------------|------|
| $V_{DD}$   | Supply voltage      | $CLK_{ADC} \leq 1.5$ MHz    | 1.8  | -    | 5.5          | V    |
|            |                     | $CLK_{ADC} > 1.5$ MHz       | 2.7  | -    | 5.5          |      |
| $V_{REF}$  | Reference voltage   | REFSEL = Internal reference | 0.55 | -    | $V_{DD}-0.5$ | V    |
|            |                     | REFSEL = External reference | 1.1  |      | $V_{DD}$     |      |
|            |                     | REFSEL = $V_{DD}$           | 1.8  | -    | 5.5          |      |
| $C_{IN}$   | Input capacitance   | SAMPCAP=5 pF                | -    | 5    | -            | pF   |
|            |                     | SAMPCAP=10 pF               | -    | 10   | -            |      |
| $V_{IN}$   | Input voltage range |                             | 0    | -    | $V_{REF}$    | V    |
| $I_{BAND}$ | Input bandwidth     | $1.1V \leq V_{REF}$         | -    | -    | 57.5         | kHz  |

**Table 4-24. Clock and Timing Characteristics<sup>(1)</sup>**

| Symbol      | Description               | Conditions                             | Min. | Typ. | Max. | Unit               |
|-------------|---------------------------|----------------------------------------|------|------|------|--------------------|
| $f_{ADC}$   | Sample rate               | $1.1V \leq V_{REF}$                    | 15   | -    | 115  | ksps               |
|             |                           | $1.1V \leq V_{REF}$ (8-bit resolution) | 15   | -    | 150  |                    |
|             |                           | $V_{REF}=0.55V$ (10 bits)              | 7.5  | -    | 20   |                    |
| $CLK_{ADC}$ | Clock frequency           | $V_{REF}=0.55V$ (10 bits)              | 100  | -    | 260  | kHz                |
|             |                           | $1.1V \leq V_{REF}$ (10 bits)          | 200  | -    | 1500 |                    |
|             |                           | $1.1V \leq V_{REF}$ (8-bit resolution) | 200  | -    | 2000 |                    |
| $T_s$       | Sampling time             |                                        | 2    | 2    | 33   | $CLK_{ADC}$ cycles |
| $T_{CONV}$  | Conversion time (latency) | Sampling time = 2 $CLK_{ADC}$          | 8.7  | -    | 50   | $\mu s$            |

.....continued

| Symbol             | Description   | Conditions                | Min. | Typ. | Max. | Unit |
|--------------------|---------------|---------------------------|------|------|------|------|
| T <sub>START</sub> | Start-up time | Internal V <sub>REF</sub> | -    | 22   | -    | μs   |

**Note:**

- These parameters are for design guidance only and are not production tested.

**Table 4-25. Accuracy Characteristics Internal Reference<sup>(2)</sup>**

| Symbol             | Description                | Conditions                                        |                            | Min. | Typ. | Max. | Unit |
|--------------------|----------------------------|---------------------------------------------------|----------------------------|------|------|------|------|
| Res                | Resolution                 |                                                   |                            | -    | 10   | -    | bit  |
| INL                | Integral Non-linearity     | REFSEL = INTERNAL<br>V <sub>REF</sub> =0.55V      | f <sub>ADC</sub> =7.7 ksps | -    | 1.0  | -    | LSB  |
|                    |                            | REFSEL = INTERNAL or VDD                          | f <sub>ADC</sub> =15 ksps  | -    | 1.0  | -    |      |
|                    |                            | REFSEL = INTERNAL or VDD<br>1.1V≤V <sub>REF</sub> | f <sub>ADC</sub> =77 ksps  | -    | 1.0  | -    |      |
|                    |                            |                                                   | f <sub>ADC</sub> =115 ksps | -    | 1.2  | -    |      |
| DNL <sup>(1)</sup> | Differential Non-linearity | REFSEL = INTERNAL<br>V <sub>REF</sub> = 0.55V     | f <sub>ADC</sub> =7.7 ksps | -    | 0.6  | -    | LSB  |
|                    |                            | REFSEL = INTERNAL<br>V <sub>REF</sub> = 1.1V      | f <sub>ADC</sub> =15 ksps  | -    | 0.4  | -    |      |
|                    |                            | REFSEL = INTERNAL or VDD<br>1.5V≤V <sub>REF</sub> | f <sub>ADC</sub> =15 ksps  | -    | 0.4  | -    |      |
|                    |                            | REFSEL = INTERNAL or VDD<br>1.1V≤V <sub>REF</sub> | f <sub>ADC</sub> =77 ksps  | -    | 0.4  | -    |      |
|                    |                            | REFSEL = INTERNAL<br>1.1V≤V <sub>REF</sub>        | f <sub>ADC</sub> =115 ksps | -    | 0.5  | -    |      |
|                    |                            | REFSEL = VDD<br>1.8V≤V <sub>REF</sub>             | f <sub>ADC</sub> =115 ksps | -    | 0.9  | -    |      |
|                    |                            |                                                   |                            |      |      |      |      |

| .....continued |                   |                          |                               |      |      |      |      |
|----------------|-------------------|--------------------------|-------------------------------|------|------|------|------|
| Symbol         | Description       | Conditions               |                               | Min. | Typ. | Max. | Unit |
| EABS           | Absolute accuracy | REFSEL = INTERNAL        | T=[0-105]°C                   | -    | <10  | -    | LSB  |
|                |                   | V <sub>REF</sub> = 1.1V  | V <sub>DD</sub> = [1.8V-3.6V] | -    | <15  | -    |      |
|                |                   | REFSEL = V <sub>DD</sub> |                               | -    | 2.5  | -    |      |
|                |                   | REFSEL = INTERNAL        |                               | -    | <35  | -    |      |
| EGAIN          | Gain error        | REFSEL = INTERNAL        | T=[0-105]°C                   | -    | ±15  | -    | LSB  |
|                |                   | V <sub>REF</sub> = 1.1V  | V <sub>DD</sub> = [1.8V-3.6V] | -    | ±20  | -    |      |
|                |                   | REFSEL = V <sub>DD</sub> |                               | -    | 2    | -    |      |
|                |                   | REFSEL = INTERNAL        |                               | -    | ±35  | -    |      |
| EOFF           | Offset error      | REFSEL = INTERNAL        |                               | -    | -1   | -    | LSB  |
|                |                   | V <sub>REF</sub> = 0.55V |                               | -    | -0.5 | -    | LSB  |
|                |                   | REFSEL = INTERNAL        | 1.1V ≤ V <sub>REF</sub>       | -    |      |      |      |

### Note:

1. A DNL error of less than or equal to 1 LSB ensures a monotonic transfer function with no missing codes.
2. These parameters are for design guidance only and are not production tested.
3. Reference setting and f<sub>ADC</sub> must fulfill the specification in “Clock and Timing Characteristics” and “Power supply, Reference, and Input Range” tables.

### 4.15.2 External Reference Characteristics

Operating conditions:

- V<sub>DD</sub> = 1.8 to 5.5V
- Temperature = -40°C to 125°C
- DUTYCYC = 25%
- CLK<sub>ADC</sub> = 13 \* f<sub>ADC</sub>
- SAMPCAP is 5 pF

The accuracy characteristics numbers are based on the characterization of the following input reference levels and V<sub>DD</sub> ranges:

- V<sub>ref</sub> = 1.8V, V<sub>DD</sub> = 1.8 to 5.5V
- V<sub>ref</sub> = 2.6V, V<sub>DD</sub> = 2.7 to 5.5V
- V<sub>ref</sub> = 4.096V, V<sub>DD</sub> = 4.5 to 5.5V

- $V_{ref} = 4.3V$ ,  $V_{DD} = 4.5$  to  $5.5V$

**Table 4-26. ADC Accuracy Characteristics External Reference<sup>(2)</sup>**

| Symbol             | Description                | Conditions         | Min. | Typ. | Max. | Unit |
|--------------------|----------------------------|--------------------|------|------|------|------|
| Res                | Resolution                 |                    | -    | 10   | -    | bit  |
| INL                | Integral Non-linearity     | $f_{ADC}=15$ ksps  | -    | 0.9  | -    | LSB  |
|                    |                            | $f_{ADC}=77$ ksps  | -    | 0.9  | -    |      |
|                    |                            | $f_{ADC}=115$ ksps | -    | 1.2  | -    |      |
| DNL <sup>(1)</sup> | Differential Non-linearity | $f_{ADC}=15$ ksps  | -    | 0.2  | -    | LSB  |
|                    |                            | $f_{ADC}=77$ ksps  | -    | 0.4  | -    |      |
|                    |                            | $f_{ADC}=115$ ksps | -    | 0.8  | -    |      |
| EABS               | Absolute accuracy          | $f_{ADC}=15$ ksps  | -    | 2    | -    | LSB  |
|                    |                            | $f_{ADC}=77$ ksps  | -    | 2    | -    |      |
|                    |                            | $f_{ADC}=115$ ksps | -    | 2    | -    |      |
| EGAIN              | Gain error                 | $f_{ADC}=15$ ksps  | -    | 2    | -    | LSB  |
|                    |                            | $f_{ADC}=77$ ksps  | -    | 2    | -    |      |
|                    |                            | $f_{ADC}=115$ ksps | -    | 2    | -    |      |
| EOFF               | Offset error               |                    | -    | -0.5 | -    | LSB  |

**Note:**

1. A DNL error of less than or equal to 1 LSB ensures a monotonic transfer function with no missing codes.
2. These parameters are for design guidance only and are not production tested.

## 4.16 AC

**Table 4-27. Analog Comparator Characteristics, Low-Power Mode Disabled**

| Symbol      | Description           | Condition                         | Min. | Typ.     | Max.     | Unit    |
|-------------|-----------------------|-----------------------------------|------|----------|----------|---------|
| $V_{IN}$    | Input voltage         |                                   | -0.2 | -        | $V_{DD}$ | V       |
| $C_{IN}$    | Input pin capacitance | PD1 to PD6                        | -    | 3.5      | -        | pF      |
|             |                       | PD7                               | -    | 14       | -        |         |
| $V_{OFF}$   | Input offset voltage  | $0.7V < V_{IN} < (V_{DD} - 0.7V)$ | -20  | $\pm 5$  | +20      | mV      |
|             |                       | $V_{IN} = [-0.2V, V_{DD}]$        | -40  | $\pm 20$ | +40      |         |
| $I_L$       | Input leakage current |                                   | -    | 5        | -        | nA      |
| $T_{START}$ | Start-up time         |                                   | -    | 1.3      | -        | $\mu s$ |

.....continued

| Symbol           | Description       | Condition                              | Min. | Typ. | Max. | Unit |
|------------------|-------------------|----------------------------------------|------|------|------|------|
| V <sub>HYS</sub> | Hysteresis        | HYSMODE=0x0                            | -    | 0    | -    | mV   |
|                  |                   | HYSMODE=0x1                            | -    | 10   | -    |      |
|                  |                   | HYSMODE=0x2                            | -    | 25   | -    |      |
|                  |                   | HYSMODE=0x3                            | -    | 50   | -    |      |
| t <sub>PD</sub>  | Propagation delay | 25 mV Overdrive, V <sub>DD</sub> ≥2.7V | -    | 50   | -    | ns   |

Table 4-28. Analog Comparator Characteristics, Low-Power Mode Enabled

| Symbol             | Description           | Condition                                        | Min. | Typ. | Max.            | Unit |
|--------------------|-----------------------|--------------------------------------------------|------|------|-----------------|------|
| V <sub>IN</sub>    | Input voltage         |                                                  | -0.2 | -    | V <sub>DD</sub> | V    |
| C <sub>IN</sub>    | Input pin capacitance | PD1 to PD6                                       | -    | 3.5  | -               | pF   |
|                    |                       | PD7                                              | -    | 14   | -               |      |
| V <sub>OFF</sub>   | Input offset voltage  | 0.7V < V <sub>IN</sub> < (V <sub>DD</sub> -0.7V) | -30  | ±10  | +30             | mV   |
|                    |                       | V <sub>IN</sub> =[0V, V <sub>DD</sub> ]          | -50  | ±30  | +50             |      |
| I <sub>L</sub>     | Input leakage current |                                                  | -    | 5    | -               | nA   |
| T <sub>START</sub> | Start-up time         |                                                  | -    | 1.3  | -               | µs   |
| V <sub>HYS</sub>   | Hysteresis            | HYSMODE=0x0                                      | -    | 0    | -               | mV   |
|                    |                       | HYSMODE=0x1                                      | -    | 10   | -               |      |
|                    |                       | HYSMODE=0x2                                      | -    | 25   | -               |      |
|                    |                       | HYSMODE=0x3                                      | -    | 50   | -               |      |
| t <sub>PD</sub>    | Propagation delay     | 25 mV overdrive, V <sub>DD</sub> ≥2.7V           | -    | 150  | -               | ns   |

## 4.17 UPDI Timing

### UPDI Enable Sequence <sup>(1)</sup>

| Symbol            | Description                          | Min. | Max.  | Unit |
|-------------------|--------------------------------------|------|-------|------|
| T <sub>RES</sub>  | Duration of Handshake/Break on RESET | 10   | 200   | µs   |
| T <sub>UPDI</sub> | Duration of UPDI.txd=0               | 10   | 200   | µs   |
| T <sub>Deb0</sub> | Duration of Debugger.txd=0           | 0.2  | 1     | µs   |
| T <sub>DebZ</sub> | Duration of Debugger.txd=z           | 200  | 14000 | µs   |

#### Note:

- These parameters are for design guidance only and are not production tested.

#### 4.18 Programming Time

See the table below for typical programming times for Flash and EEPROM.

**Table 4-29. Programming Times**


| Symbol            | Typical Programming Time |
|-------------------|--------------------------|
| Page Buffer Clear | 7 CLK_CPU cycles         |
| Page Write        | 2 ms                     |
| Page Erase        | 2 ms                     |
| Page Erase-Write  | 4 ms                     |
| Chip Erase        | 4 ms                     |
| EEPROM Erase      | 4 ms                     |

### 5. Typical Characteristics


#### 5.1 Power Consumption

##### 5.1.1 Supply Currents in Active Mode


**Figure 5-1. Active Supply Current vs. Frequency (1-20 MHz) at T=25°C**




**Figure 5-2. Active Supply Current vs. Frequency [0.1, 1.0] MHz at T=25°C**




**Figure 5-3. Active Supply Current vs. Temperature (f=20 MHz OSC20M)**



**Figure 5-4. Active Supply Current vs.  $V_{DD}$  (f=[1.25, 20] MHz OSC20M) at T=25 $^{\circ}\text{C}$**




**Figure 5-5. Active Supply Current vs.  $V_{DD}$  ( $f=32.768$  kHz OSCULP32K)**




### 5.1.2 Supply Currents in Idle Mode


**Figure 5-6. Idle Supply Current vs. Frequency (1-20 MHz) at  $T=25^{\circ}C$**




**Figure 5-7. Idle Supply Current vs. Low Frequency (0.1-1.0 MHz) at T=25°C**



**Figure 5-8. Idle Supply Current vs. Temperature (f=20 MHz OSC20M)**




**Figure 5-9. Idle Supply Current vs.  $V_{DD}$  ( $f=32.768$  kHz OSCULP32K)**



### 5.1.3 Supply Currents in Power-Down Mode


**Figure 5-10. Power-Down Mode Supply Current vs. Temperature (all functions disabled)**




# ATmega809/1609/3209/4809 – 48-pin

## Typical Characteristics

**Figure 5-11. Power-Down Mode Supply Current vs.  $V_{DD}$  (all functions disabled)**



**Figure 5-12. Power-Down Mode Supply Current vs.  $V_{DD}$  (all functions disabled)**



#### 5.1.4 Supply Currents in Standby Mode

Figure 5-13. Standby Mode Supply Current vs.  $V_{DD}$  (RTC running with internal OSCULP32K)






Figure 5-14. Standby Mode Supply Current vs.  $V_{DD}$  (Sampled BOD running at 125 Hz)




**Figure 5-15. Standby Mode Supply Current vs.  $V_{DD}$  (Sampled BOD running at 1 kHz)**



### 5.1.5 Power-on Supply Currents


**Figure 5-16. Power-on Supply Current vs.  $V_{DD}$  (BOD enabled at 4.3V level)**




## 5.2 GPIO

### GPIO Input Characteristics


**Figure 5-17. I/O Pin Input Hysteresis vs.  $V_{DD}$**




**Figure 5-18. I/O Pin Input Threshold Voltage vs.  $V_{DD}$  ( $T=25^{\circ}\text{C}$ )**



**Figure 5-19. I/O Pin Input Threshold Voltage vs.  $V_{DD}$  ( $V_{IH}$ )**



**Figure 5-20. I/O Pin Input Threshold Voltage vs.  $V_{DD}$  ( $V_{IL}$ )**



### GPIO Output Characteristics

Figure 5-21. I/O Pin Output Voltage vs. Sink Current ( $V_{DD}=1.8V$ )







Figure 5-22. I/O Pin Output Voltage vs. Sink Current ( $V_{DD}=3.0V$ )



**Figure 5-23. I/O Pin Output Voltage vs. Sink Current ( $V_{DD}=5.0V$ )**




**Figure 5-24. I/O Pin Output Voltage vs. Sink Current ( $T=25^{\circ}C$ )**




# ATmega809/1609/3209/4809 – 48-pin

## Typical Characteristics


**Figure 5-25. I/O Pin Output Voltage vs. Source Current ( $V_{DD}=1.8V$ )**




**Figure 5-26. I/O Pin Output Voltage vs. Source Current ( $V_{DD}=3.0V$ )**



**Figure 5-27. I/O Pin Output Voltage vs. Source Current ( $V_{DD}=5.0V$ )**




**Figure 5-28. I/O Pin Output Voltage vs. Source Current ( $T=25^{\circ}C$ )**




### GPIO Pull-Up Characteristics


**Figure 5-29. I/O Pin Pull-Up Resistor Current vs. Input Voltage ( $V_{DD}=1.8V$ )**



**Figure 5-30. I/O Pin Pull-Up Resistor Current vs. Input Voltage ( $V_{DD}=3.0V$ )**




**Figure 5-31. I/O Pin Pull-Up Resistor Current vs. Input Voltage ( $V_{DD}=5.0V$ )**




### 5.3 VREF Characteristics


**Figure 5-32. Internal 0.55V Reference vs. Temperature**




**Figure 5-33. Internal 1.1V Reference vs. Temperature**



**Figure 5-34. Internal 2.5V Reference vs. Temperature**




**Figure 5-35. Internal 4.3V Reference vs. Temperature**



## 5.4 BOD Characteristics

### BOD Current vs. $V_{DD}$

**Figure 5-36. BOD Current vs.  $V_{DD}$  (Continuous Mode Enabled)**



# ATmega809/1609/3209/4809 – 48-pin

## Typical Characteristics

Figure 5-37. BOD Current vs.  $V_{DD}$  (Sampled BOD at 125 Hz)






Figure 5-38. BOD Current vs.  $V_{DD}$  (Sampled BOD at 1 kHz)




### BOD Threshold vs. Temperature


**Figure 5-39. BOD Threshold vs. Temperature (Level 1.8V)**



**Figure 5-40. BOD Threshold vs. Temperature (Level 2.6V)**




**Figure 5-41. BOD Threshold vs. Temperature (Level 4.3V)**




## 5.5 ADC Characteristics


**Figure 5-42. Absolute Accuracy vs.  $V_{DD}$  ( $f_{ADC}=115$  ksps) at  $T=25^{\circ}\text{C}$ , REFSEL = Internal Reference**




**Figure 5-43. Absolute Accuracy vs.  $V_{ref}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksp/s), REFSEL = Internal Reference**




**Figure 5-44. DNL Error vs.  $V_{DD}$  ( $f_{ADC}=115$  ksp/s) at  $T=25^{\circ}C$ , REFSEL = Internal Reference**




**Figure 5-45. DNL vs.  $V_{ref}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  kps), REFSEL = Internal Reference**




**Figure 5-46. Gain Error vs.  $V_{DD}$  ( $f_{ADC}=115$  kps) at  $T=25^{\circ}C$ , REFSEL = Internal Reference**



**Figure 5-47. Gain Error vs.  $V_{ref}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksp/s), REFSEL = Internal Reference**




**Figure 5-48. INL vs.  $V_{DD}$  ( $f_{ADC}=115$  ksp/s) at  $T=25^{\circ}C$ , REFSEL = Internal Reference**




# ATmega809/1609/3209/4809 – 48-pin

## Typical Characteristics


**Figure 5-49. INL vs.  $V_{ref}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksps), REFSEL = Internal Reference**




**Figure 5-50. Offset Error vs.  $V_{DD}$  ( $f_{ADC}=115$  ksps) at  $T=25^{\circ}C$ , REFSEL = Internal Reference**




**Figure 5-51. Offset Error vs.  $V_{ref}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksps), REFSEL = Internal Reference**




**Figure 5-52. Absolute Accuracy vs.  $V_{DD}$  ( $f_{ADC}=115$  ksps,  $T=25^{\circ}C$ ), REFSEL = External Reference**




**Figure 5-53. Absolute Accuracy vs.  $V_{REF}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  kps, REFSEL = External Reference)**




**Figure 5-54. DNL vs.  $V_{DD}$  ( $f_{ADC}=115$  kps,  $T=25^{\circ}C$ , REFSEL = External Reference)**



**Figure 5-55. DNL vs.  $V_{REF}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksp/s, REFSEL = External Reference)**




**Figure 5-56. Gain vs.  $V_{DD}$  ( $f_{ADC}=115$  ksp/s,  $T=25^{\circ}C$ , REFSEL = External Reference)**




# ATmega809/1609/3209/4809 – 48-pin

## Typical Characteristics


**Figure 5-57. Gain vs.  $V_{REF}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksp/s, REFSEL = External Reference)**




**Figure 5-58. INL vs.  $V_{DD}$  ( $f_{ADC}=115$  ksp/s,  $T=25^{\circ}C$ , REFSEL = External Reference)**




**Figure 5-59. INL vs.  $V_{REF}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksp/s, REFSEL = External Reference)**



**Figure 5-60. Offset vs.  $V_{DD}$  ( $f_{ADC}=115$  ksp/s,  $T=25^{\circ}C$ , REFSEL = External Reference)**




**Figure 5-61. Offset vs.  $V_{REF}$  ( $V_{DD}=5.0V$ ,  $f_{ADC}=115$  ksp/s, REFSEL = External Reference)**




## 5.6 AC Characteristics


**Figure 5-62. Hysteresis vs.  $V_{CM}$  - 10 mV ( $V_{DD}=5V$ )**




**Figure 5-63. Hysteresis vs.  $V_{CM}$  - 10 mV to 50 mV ( $V_{DD}=5V$ ,  $T=25^{\circ}C$ )**



**Figure 5-64. Offset vs.  $V_{CM}$  - 10 mV ( $V_{DD}=5V$ )**




**Figure 5-65. Offset vs.  $V_{CM}$  - 10 mV to 50 mV ( $V_{DD}=5V$ ,  $T=25^{\circ}C$ )**




## 5.7 OSC20M Characteristics


**Figure 5-66. OSC20M Internal Oscillator: Calibration Stepsize vs. Calibration Value ( $V_{DD}=3V$ )**




**Figure 5-67. OSC20M Internal Oscillator: Frequency vs. Calibration Value ( $V_{DD}=3V$ )**



**Figure 5-68. OSC20M Internal Oscillator: Frequency vs. Temperature**




**Figure 5-69. OSC20M Internal Oscillator: Frequency vs.  $V_{DD}$**




## 5.8 OSCULP32K Characteristics

**Figure 5-70. OSCULP32K Internal Oscillator Frequency vs. Temperature**



**Figure 5-71. OSCULP32K Internal Oscillator Frequency vs.  $V_{DD}$**




### 6. Ordering Information

- Available ordering options can be found by:
  - Clicking on one of the following product page links:
    - [ATmega809 Product Page](#)
    - [ATmega1609 Product Page](#)
    - [ATmega3209 Product Page](#)
    - [ATmega4809 Product Page](#)
  - Searching by product name at [microchipdirect.com](http://microchipdirect.com)
  - Contacting your local sales representative

**Figure 6-1. Product Identification System**

To order or obtain information, for example on pricing or delivery, refer to the factory or the listed sales office.



**Note:** Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

## 7. Online Package Drawings

For the most recent package drawings:

1. Go to <http://www.microchip.com/packaging>.
2. Go to the package type specific page, for example VQFN.
3. Search for either Drawing Number or Style to find the most recent package drawings.


**Table 7-1. Drawing Numbers**

| Package Type | Drawing Number | Style |
|--------------|----------------|-------|
| UQFN48       | C04-153        | MV    |
| TQFP48       | C04-300        | PT    |



## 48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



SECTION A-A

| Units                    |    | MILLIMETERS |      |      |
|--------------------------|----|-------------|------|------|
| Dimension Limits         |    | MIN         | NOM  | MAX  |
| Number of Leads          | N  | 48          |      |      |
| Lead Pitch               | e  | 0.50 BSC    |      |      |
| Overall Height           | A  | -           | -    | 1.20 |
| Standoff                 | A1 | 0.05        | -    | 0.15 |
| Molded Package Thickness | A2 | 0.95        | 1.00 | 1.05 |
| Foot Length              | L  | 0.45        | 0.60 | 0.75 |
| Footprint                | L1 | 1.00 REF    |      |      |
| Foot Angle               | φ  | 0°          | 3.5° | 7°   |
| Overall Width            | E  | 9.00 BSC    |      |      |
| Overall Length           | D  | 9.00 BSC    |      |      |
| Molded Package Width     | E1 | 7.00 BSC    |      |      |
| Molded Package Length    | D1 | 7.00 BSC    |      |      |
| Lead Thickness           | c  | 0.09        | -    | 0.16 |
| Lead Width               | b  | 0.17        | 0.22 | 0.27 |
| Mold Draft Angle Top     | α  | 11°         | 12°  | 13°  |
| Mold Draft Angle Bottom  | β  | 11°         | 12°  | 13°  |


## Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Chamfers at corners are optional; size may vary.
- Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- Datums **A-B** and **D** to be determined at center line between leads where leads exit plastic body at datum plane **H**

Microchip Technology Drawing C04-300-PT Rev A Sheet 2 of 2

### 48-Lead Thin Quad Flatpack (PT) - 7x7x1.0 mm Body [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

| Units                    |    | MILLIMETERS |      |      |
|--------------------------|----|-------------|------|------|
| Dimension Limits         |    | MIN         | NOM  | MAX  |
| Contact Pitch            | E  | 0.50 BSC    |      |      |
| Contact Pad Spacing      | C1 |             | 8.40 |      |
| Contact Pad Spacing      | C2 |             | 8.40 |      |
| Contact Pad Width (X48)  | X1 |             |      | 0.30 |
| Contact Pad Length (X48) | Y1 |             |      | 1.50 |
| Distance Between Pads    | G  | 0.20        |      |      |

**Notes:**

- Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2300-PT Rev A

**Table 8-1. Device and Package Maximum Weight**

|     |    |
|-----|----|
| 140 | mg |
|-----|----|

# ATmega809/1609/3209/4809 – 48-pin

## Package Drawings

**Table 8-2. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

**Table 8-3. Package Reference**

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MS-026 |
| J-STD-609 Material Code | e3     |


**Table 8-4. Package Code**

|     |
|-----|
| Y8X |
|-----|

### 8.2 48-Pin UQFN

#### 48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-153A Sheet 1 of 2

### 48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



|                        |    | Units | MILLIMETERS |      |      |
|------------------------|----|-------|-------------|------|------|
| Dimension Limits       |    |       | MIN         | NOM  | MAX  |
| Number of Pins         | N  |       | 48          |      |      |
| Pitch                  | e  |       | 0.40 BSC    |      |      |
| Overall Height         | A  |       | 0.45        | 0.50 | 0.55 |
| Standoff               | A1 |       | 0.00        | 0.02 | 0.05 |
| Contact Thickness      | A3 |       | 0.127 REF   |      |      |
| Overall Width          | E  |       | 6.00 BSC    |      |      |
| Exposed Pad Width      | E2 |       | 4.45        | 4.60 | 4.75 |
| Overall Length         | D  |       | 6.00 BSC    |      |      |
| Exposed Pad Length     | D2 |       | 4.45        | 4.60 | 4.75 |
| Contact Width          | b  |       | 0.15        | 0.20 | 0.25 |
| Contact Length         | L  |       | 0.30        | 0.40 | 0.50 |
| Contact-to-Exposed Pad | K  |       | 0.20        | -    | -    |


**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN]  
With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Units                      |    | MILLIMETERS |      |      |
|----------------------------|----|-------------|------|------|
| Dimension Limits           |    | MIN         | NOM  | MAX  |
| Contact Pitch              | E  | 0.40 BSC    |      |      |
| Optional Center Pad Width  | W2 |             |      | 4.45 |
| Optional Center Pad Length | T2 |             |      | 4.45 |
| Contact Pad Spacing        | C1 |             | 6.00 |      |
| Contact Pad Spacing        | C2 |             | 6.00 |      |
| Contact Pad Width (X28)    | X1 |             |      | 0.20 |
| Contact Pad Length (X28)   | Y1 |             |      | 0.80 |
| Distance Between Pads      | G  | 0.20        |      |      |

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A

**Table 8-5. Device and Package Maximum Weight**

|     |    |
|-----|----|
| TBD | mg |
|-----|----|

---

**Table 8-6. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL1 |
|----------------------------|------|

**Table 8-7. Package Reference**

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| J-STD-609 Material Code | e3     |

**Table 8-8. Package Code**

|     |
|-----|
| R7X |
|-----|

## 9. Conventions

### 9.1 Memory Size and Type

Table 9-1. Memory Size and Bit Rate

| Symbol   | Description                                          |
|----------|------------------------------------------------------|
| KB       | kilobyte ( $2^{10} = 1024$ )                         |
| MB       | megabyte ( $2^{20} = 1024 \times 1024$ )             |
| GB       | gigabyte ( $2^{30} = 1024 \times 1024 \times 1024$ ) |
| b        | bit (binary '0' or '1')                              |
| B        | byte (8 bits)                                        |
| 1 kbit/s | 1,000 bit/s rate (not 1,024 bit/s)                   |
| 1 Mbit/s | 1,000,000 bit/s rate                                 |
| 1 Gbit/s | 1,000,000,000 bit/s rate                             |
| word     | 16-bit                                               |

### 9.2 Frequency and Time

Table 9-2. Frequency and Time

| Symbol | Description                          |
|--------|--------------------------------------|
| kHz    | 1 kHz = $10^3$ Hz = 1,000 Hz         |
| KHz    | 1 KHz = 1,024 Hz, 32 KHz = 32,768 Hz |
| MHz    | 1 MHz = $10^6$ Hz = 1,000,000 Hz     |
| GHz    | 1 GHz = $10^9$ Hz = 1,000,000,000 Hz |
| ms     | 1 ms = $10^{-3}$ s = 0.001s          |
| μs     | 1 μs = $10^{-6}$ s = 0.000001s       |
| ns     | 1 ns = $10^{-9}$ s = 0.000000001s    |

## 10. Data Sheet Revision History

**Note:** The data sheet revision is independent of the die revision and the device variant (last letter of the ordering number).

### 10.1 Rev.B - 03/2019

| Chapter         | Changes                                                                                                                                                                                                                                                                 |
|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Entire Document | <ul style="list-style-type: none"><li>• Added ATmega809/ATmega1609</li><li>• Updated <i>Electrical Characteristics</i> section and <i>Typical Characteristics</i> section</li><li>• Added package drawing for UQFN</li><li>• Updated package drawing for TQFP</li></ul> |

### 10.2 Rev. A - 02/2018

Initial release.

## The Microchip Web Site

---

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Customer Change Notification Service

---

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## Customer Support

---

Users of Microchip products can receive assistance through several channels:


- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

## Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



**Note:** Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting

from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

---

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2019, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-4321-6

## Quality Management System Certified by DNV

---

### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## Worldwide Sales and Service

| AMERICAS                                                                                                                                                                                                                                                                                                      | ASIA/PACIFIC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | ASIA/PACIFIC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | EUROPE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Corporate Office</b><br>2355 West Chandler Blvd.<br>Chandler, AZ 85224-6199<br>Tel: 480-792-7200<br>Fax: 480-792-7277<br>Technical Support:<br><a href="http://www.microchip.com/support">http://www.microchip.com/support</a><br>Web Address:<br><a href="http://www.microchip.com">www.microchip.com</a> | <b>Australia - Sydney</b><br>Tel: 61-2-9868-6733<br><b>China - Beijing</b><br>Tel: 86-10-8569-7000<br><b>China - Chengdu</b><br>Tel: 86-28-8665-5511<br><b>China - Chongqing</b><br>Tel: 86-23-8980-9588<br><b>China - Dongguan</b><br>Tel: 86-769-8702-9880<br><b>China - Guangzhou</b><br>Tel: 86-20-8755-8029<br><b>China - Hangzhou</b><br>Tel: 86-571-8792-8115<br><b>China - Hong Kong SAR</b><br>Tel: 852-2943-5100<br><b>China - Nanjing</b><br>Tel: 86-25-8473-2460<br><b>China - Qingdao</b><br>Tel: 86-532-8502-7355<br><b>China - Shanghai</b><br>Tel: 86-21-3326-8000<br><b>China - Shenyang</b><br>Tel: 86-24-2334-2829<br><b>China - Shenzhen</b><br>Tel: 86-755-8864-2200<br><b>China - Suzhou</b><br>Tel: 86-186-6233-1526<br><b>China - Wuhan</b><br>Tel: 86-27-5980-5300<br><b>China - Xian</b><br>Tel: 86-29-8833-7252<br><b>China - Xiamen</b><br>Tel: 86-592-2388138<br><b>China - Zhuhai</b><br>Tel: 86-756-3210040 | <b>India - Bangalore</b><br>Tel: 91-80-3090-4444<br><b>India - New Delhi</b><br>Tel: 91-11-4160-8631<br><b>India - Pune</b><br>Tel: 91-20-4121-0141<br><b>Japan - Osaka</b><br>Tel: 81-6-6152-7160<br><b>Japan - Tokyo</b><br>Tel: 81-3-6880-3770<br><b>Korea - Daegu</b><br>Tel: 82-53-744-4301<br><b>Korea - Seoul</b><br>Tel: 82-2-554-7200<br><b>Malaysia - Kuala Lumpur</b><br>Tel: 60-3-7651-7906<br><b>Malaysia - Penang</b><br>Tel: 60-4-227-8870<br><b>Philippines - Manila</b><br>Tel: 63-2-634-9065<br><b>Singapore</b><br>Tel: 65-6334-8870<br><b>Taiwan - Hsin Chu</b><br>Tel: 886-3-577-8366<br><b>Taiwan - Kaohsiung</b><br>Tel: 886-7-213-7830<br><b>Taiwan - Taipei</b><br>Tel: 886-2-2508-8600<br><b>Thailand - Bangkok</b><br>Tel: 66-2-694-1351<br><b>Vietnam - Ho Chi Minh</b><br>Tel: 84-28-5448-2100 | <b>Austria - Wels</b><br>Tel: 43-7242-2244-39<br>Fax: 43-7242-2244-393<br><b>Denmark - Copenhagen</b><br>Tel: 45-4450-2828<br>Fax: 45-4485-2829<br><b>Finland - Espoo</b><br>Tel: 358-9-4520-820<br><b>France - Paris</b><br>Tel: 33-1-69-53-63-20<br>Fax: 33-1-69-30-90-79<br><b>Germany - Garching</b><br>Tel: 49-8931-9700<br><b>Germany - Haan</b><br>Tel: 49-2129-3766400<br><b>Germany - Heilbronn</b><br>Tel: 49-7131-67-3636<br><b>Germany - Karlsruhe</b><br>Tel: 49-721-625370<br><b>Germany - Munich</b><br>Tel: 49-89-627-144-0<br>Fax: 49-89-627-144-44<br><b>Germany - Rosenheim</b><br>Tel: 49-8031-354-560<br><b>Israel - Ra'anana</b><br>Tel: 972-9-744-7705<br><b>Italy - Milan</b><br>Tel: 39-0331-742611<br>Fax: 39-0331-466781<br><b>Italy - Padova</b><br>Tel: 39-049-7625286<br><b>Netherlands - Drunen</b><br>Tel: 31-416-690399<br>Fax: 31-416-690340<br><b>Norway - Trondheim</b><br>Tel: 47-72884388<br><b>Poland - Warsaw</b><br>Tel: 48-22-3325737<br><b>Romania - Bucharest</b><br>Tel: 40-21-407-87-50<br><b>Spain - Madrid</b><br>Tel: 34-91-708-08-90<br>Fax: 34-91-708-08-91<br><b>Sweden - Gothenberg</b><br>Tel: 46-31-704-60-40<br><b>Sweden - Stockholm</b><br>Tel: 46-8-5090-4654<br><b>UK - Wokingham</b><br>Tel: 44-118-921-5800<br>Fax: 44-118-921-5820 |

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Microchip:

[ATMEGA4809-AFR](#) [ATMEGA3209-MFR](#) [ATMEGA3209-AFR](#) [ATMEGA4809-MFR](#) [ATMEGA1609-AFR](#)  
[ATMEGA1609-MFR](#) [ATMEGA1609-AF](#) [ATMEGA1609-MF](#) [ATMEGA809-AFR](#) [ATMEGA809-MFR](#) [ATMEGA808-AF](#)  
[ATMEGA808-MF](#) [ATMEGA808-XF](#) [ATMEGA809-AF](#) [ATMEGA809-MF](#) [ATMEGA4809-MUR](#) [ATMEGA4809-AU](#)  
[ATMEGA4809-AUR](#) [ATMEGA4809-MF](#) [ATMEGA4809-AF](#) [ATMEGA4809-MU](#) [ATMEGA3209-AU](#) [ATMEGA3209-AUR](#)  
[ATMEGA809-AU](#) [ATMEGA1609-AU](#) [ATMEGA1609-MUR](#) [ATMEGA809-MUR](#) [ATMEGA1609-MU](#) [ATMEGA809-MU](#)  
[ATMEGA809-AUR](#) [ATMEGA3209-MF](#) [ATMEGA3209-MU](#) [ATMEGA3209-MUR](#) [ATMEGA3209-AF](#) [ATMEGA1609-](#)  
[AUR](#)



**Стандарт  
Электрон  
Связь**

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научно-исследовательскими институтами России.

С нами вы становитесь еще успешнее!

**Наши контакты:**

**Телефон:** +7 812 627 14 35

**Электронная почта:** [sales@st-electron.ru](mailto:sales@st-electron.ru)

**Адрес:** 198099, Санкт-Петербург,  
Промышленная ул, дом № 19, литера Н,  
помещение 100-Н Офис 331