

Features

- Ultra-low standby power
 Typical standby current: 5.5 μA
 Maximum standby current: 16 μA
- TSOP I package configurable as 1M × 16 or 2M × 8 SRAM
- Very high speed: 45 ns
- Temperature ranges
 Industrial: -40 °C to +85 °C
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- Easy memory expansion with CE₁, CE₂, and OE Features
- Automatic power-down when deselected
- CMOS for optimum speed and power
- Offered in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

The CY62167GN is a high performance CMOS static RAM organized as 1M words by 16 bits or 2M words by 8 bits. This device features an advanced circuit design that provides an ultra low active current. Ultra low active current is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device into standby mode when deselected (CE₁ HIGH or CE₂ LOW or both BHE and BLE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: the device is deselected (CE₁ HIGH or CE₂ LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress (CE₁ LOW, CE₂ HIGH and WE LOW).

To write to the device, tak<u>e</u> Chip Enables (\overline{CE}_1 LOW and CE_2 <u>HIGH</u>) and Write Enable (\overline{WE}) input LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O_0 through I/O₇) is written into the location specified on the address pins (A_0 through A_{19}). If Byte High Enable (\overline{BHE}) is LOW, then data from the I/O pins (I/O_8 through I/O₁₅) is written into the location specified on the address pins (A_0 through address pins (A_0 through A_{19}).

To read from the device, take <u>Chip</u> Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified <u>by the</u> address pins appears on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See Truth Table on page 13 for a complete description of read and write modes.



Cypress Semiconductor Corporation Document Number: 001-93628 Rev. *D 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised June 23, 2017



CY62167GN MoBL[®]

Contents

Pin Configuration	
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information1	4
Ordering Code Definitions1	
Package Diagrams1	5
Acronyms1	17
Document Conventions1	17
Units of Measure1	17
Document History Page1	8
Sales, Solutions, and Legal Information1	9
Worldwide Sales and Design Support1	9
Products1	9
PSoC® Solutions1	9
Cypress Developer Community1	9
Technical Support1	9





Pin Configuration

Figure 1. 48-ball VFBGA pinout (Top View) ^[1, 2]



Figure 2. 48-pin TSOP I pinout (Top View) ^[2, 3]

73	
A15 🖬 1	48 🗖 <u>A16</u>
	47 BYTE
A14 2 A13 3 A12 4	
A12 - 4	
A12 🖬 4 A11 🖿 5	46 = Vss 45 = 1/015/A20 44 = 1/07
A11 🖬 5	44 🖬 1/07
A10 🖬 6	43 🗖 1/014
A9 🗖 7	43 = 1/014 42 = 1/06
A8 🖬 8	41 🗖 1/013
A19 🗖 9	40 🗖 I/O5
<u>NC</u> = 10	40 u 1/O5 39 u 1/O12
WE 🗖 11	38 🛏 1/04
$ \overline{WE} = 11 \\ CE_2 = 12 $	38 = 1/04 37 = Vcc
$\begin{array}{c} \hline ME & = & 11 \\ CE_2 & = & 12 \\ NC & = & 13 \end{array}$	36 🗖 1/011
BHE 🖬 14	35 🗖 1/03
BLE 🗖 15	35 = 1/O3 34 = 1/O10
A18 🖿 16	33 b 1/O2 32 b 1/O9
A17 🗖 17	32 🗖 1/09
A7 🗖 18	31 🗖 1/01
A6 🗖 19	30 = 1/O8
A5 🗖 20	29 – <u>1/0</u> 0
A4 = 21	28 G OF
A3 = 22	28 = 0E 27 = <u>Vss</u> 26 = CE ₁
A2 H 23	
A1 24	20 - CE1 25 - A0
A1 24	23 AU

Product Portfolio

							Р	ower Di	ssipatio	n	
Product	roduct Range		V _{CC} Range (V)		Speed	Operating I _{CC} (mA)				Standby I _{SB2}	
Troduct	Nange				(ns)	f = 1 MHz		f = f _{max}		(μ Ă)	
		Min	Тур ^[4]	Мах		Typ ^[4]	Max	Typ ^[4]	Мах	Typ ^[4]	Max
CY62167GN18	Industrial	1.65	1.8	2.2	55	7	9	29	32	7	26
CY62167GN30		2.2	3.0	3.6	45			29	36	5.5	16
CY62167GN		4.5	5.0	5.5							

Notes

1. Ball H6 for the VFBGA package can be used to upgrade to a 32M density.

2. NC pins are not connected on the die.

The BYTE pin in the 48-pin TSOP I package has to be tied to V_{CC} to use the device as a <u>1M × 16 SRAM</u>. The 48-pin TSOP I package can also be used as a 2M × 8 SRAM by tying the BYTE signal to V_{SS}. In the 2M × 8 configuration, Pin 45 is A20, while BHE, BLE and I/O₈ to I/O₁₄ pins are not used.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



CY62167GN MoBL[®]

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied55 °C to + 125 °C
Supply voltage to ground potential $^{[5,\ 6]}$ 0.3 V to V_{CC(max)} + 0.3 V
DC voltage applied to outputs in High Z state ^[5, 6] 0.3 V to $V_{CC(max)}$ + 0.3 V DC input voltage ^[5, 6] 0.3 V to $V_{CC(max)}$ + 0.3 V

Output current into outputs (LOW)	. 20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015) >	·2001 V
Latch-up current>2	200 mA

Operating Range

Device Range	Ambient Temperature	V_{cc} ^[7]
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

Electrical Characteristics

Over the Operating Range

Demonstern	Description	Test Osual	141	4	15 ns/ 55 ns	6	11
Parameter	Description	Test Cond	itions	Min	Typ ^[8]	Мах	Unit
V _{OH}	Output HIGH voltage	1.65 <u><</u> V _{CC} <u><</u> 2.2	I _{OH} = -0.1 mA	1.4	-	_	V
		2.2 <u><</u> V _{CC} ≤ 2.7	I _{OH} = -0.1 mA	2.0	-	-	
		2.7 <u><</u> V _{CC} ≤ 3.6	I _{OH} = -1.0 mA	2.4	_	-	
		4.5 <u><</u> V _{CC} ≤ 5.5	I _{OH} = -1.0 mA	2.4	_	-	
		4.5 <u><</u> V _{CC} ≤ 5.5	I _{OH} = -0.1 mA	V _{OH} -0.5 ^[9]	_	-	
V _{OL}	Output LOW voltage	1.65 <u><</u> V _{CC} <u><</u> 2.2	I _{OL} = 0.1 mA	-	_	0.2	V
		2.2 <u><</u> V _{CC} ≤ 2.7	I _{OL} = 0.1 mA	-	_	0.4	
		2.7 <u><</u> V _{CC} ≤ 3.6	I _{OL} = 2.1 mA	-	_	0.4	
		4.5 <u><</u> V _{CC} ≤ 5.5	I _{OL} = 2.1 mA	-	_	0.4	
V _{IH}	Input HIGH voltage	$1.65 \le V_{CC} \le 2.2$		1.4	-	V _{CC} + 0.2	V
		$2.2 \le V_{CC} \le 2.7$		1.8	_	V _{CC} + 0.3	
		2.7 <u><</u> V _{CC} ≤ 3.6		2	_	V _{CC} + 0.3	
		4.5 <u><</u> V _{CC} ≤ 5.5		2.2	_	V _{CC} + 0.5	
V _{IL}	Input LOW voltage	1.65 <u><</u> V _{CC} <u><</u> 2.2		-0.2	_	0.4	V
		2.2 <u><</u> V _{CC} ≤ 2.7		-0.3	_	0.6	
		2.7 <u><</u> V _{CC} ≤ 3.6		-0.3	_	0.8	
		4.5 <u><</u> V _{CC} ≤ 5.5	-0.5	_	0.8		
I _{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$	$GND \leq V_I \leq V_{CC}$		_	+1	μA
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$, Output disabled		-1	_	+1	μA
I _{CC}	V _{CC} operating supply current	f = 22.22MHz (45 ns)	$V_{CC} = V_{CC(max)}$	-	29	36	mA
		f = 18.18MHz (55 ns)	I _{OUT} = 0 mA CMOS levels	-	29	32	mA
		f = 1 MHz		-	7	9	mA

Notes

9. This parameter is guaranteed by design and not tested.

Notes
 5. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 6. V_{IH(max)} = V_{CC} + 2V for pulse durations less than 20 ns.
 7. Full Device AC operation assumes a 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 8. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested
 9. This parameters a guaranteed by device part tested per test and the part tested of the center of distribution.



Electrical Characteristics (continued)

Over the Operating Range

Devenueter	Description	Test Cand	141		45 ns/ 55 ns	i	
Parameter	Description	Test Cond	itions	Min	Typ ^[8]	Max	Unit
I _{SB1} ^[10]	Automatic power down	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$	CE ₂ ≤ 0.2 V	-	5.5	16	μA
	current – CMOS inputs	or (\overline{BHE} and \overline{BLE}) $\geq V$	/ _{CC} – 0.2 V,				
		<u>∖ ≤</u> 0.2 V,					
	f = f _{max} (address and data only),						
		$f = 0 (\overline{OE}, and \overline{WE}), V$					
I _{SB2} ^[10]		$\frac{\overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V or}}{CE_{2} \le 0.2 \text{ V}}$ or (BHE and BLE) \ge $V_{CC} - 0.2 \text{ V},$	25 °C ^[11]	-	5.5	6.5	μA
			40 C	-	6.3	8.0	
			70 °C ^[11]	_	8.4	12.0	
		$V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V},$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V or}$ $V_{\text{IN}} \le 0.2 \text{ V},$ $f = 0, V_{\text{CC}} = V_{\text{CC}(\text{max})}$	85 °C	_	12.0	16.0	
	Automatic Power-down Current – CMOS Inputs V _{CC} = 1.65 V to 2.2 V	$\frac{\overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V or}}{\text{or (BHE and BLE)} \ge V}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or }$ $f = 0, V_{CC} = V_{CC(max)}$	/ _{CC} – 0.2 V,	-	7.0	26.0	

Notes

10. Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB1}/I_{SB2} / I_{CCDR} spec. Other inputs can be left floating. 11. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.



Capacitance

Parameter ^[12]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[12]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.50	57.99	°C/W
Θ ^{JC}	Thermal resistance (junction to case)		15.75	13.42	°C/W

AC Test Loads and Waveforms



Figure 3. AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R ₁	13500	16667	1103	1800	Ω
R ₂	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V
V _{HIGH}	1.8	2.5	3.0	5.0	V



Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[13]	Max	Unit
V _{DR}	V _{CC} for data retention		1.0	-	_	V
I _{CCDR} ^[14, 15]	Data retention current	V _{CC} = 2.2 V to 3.6 V,	-	5.5	16	μA
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V or}$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		$1.2 \text{ V} \le \text{V}_{\text{CC}} \le 2.2 \text{ V},$	_	7.0	26.0	
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V or}$				
		$(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge V_{\text{CC}} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[16]	Chip deselect to data retention time		0	-	-	-
t _R ^[17, 19]	Operation recovery time		45/55	-	_	ns

Data Retention Waveform





Notes

- Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
 Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
 Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

- 15. I_{CCDR} is guaranteed only after the device is first powered up to $V_{CC(min)}$ and then brought down to V_{DR} . 16. Tested initially and after any design or process changes that may affect these parameters. 17. <u>Full device</u> operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \,\mu s$ or stable at $V_{CC(min)} \ge 100 \,\mu s$. 18. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.
- 19. These parameters are guaranteed by design and are not tested.



Switching Characteristics

Min Max Min Max Read Cycle Inc 45.0 - 55.0 - t_AA Address to data valid - 45.0 - 55.0 t_AA Data hold from address change 10.0 - 10.0 - t_ACE CE_1 LOW and CE_2 HIGH to data valid - 45.0 - 55.0 t_DOE OE LOW to tow z [21.22] 5.0 - 5.0 - t_ZOE OE LOW to Low z [21.22, 23] - 18.0 - 18.0 t_ZCE CE_1 LOW and CE_2 HIGH to Low Z [21.22, 23] - 18.0 - 18.0 t_ZCE CE_1 LOW and CE_2 HIGH to Low Z [21.22, 23] - 18.0 - 18.0 t_ZCE CE_1 LOW and CE_2 HIGH to Dower-up[24] 0 - 0 - t_PU CE_1 HIGH and CE_2 LOW to power-down[24] - 45.0 - 55.0 t_BBE BLE / BHE LOW to Low Z [21.22] 5.0 - 50.0 - 18.0 <t< th=""><th></th><th colspan="2">55 ns</th><th>ns</th><th>45</th><th>Description</th><th>Parameter^[20]</th></t<>		55 ns		ns	45	Description	Parameter ^[20]
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Max		Min	Мах	Min	Description	
Inc. Intervention Intervention Intervention t_{AA} Address to data valid - 45.0 - 55.0 t_{OHA} Data hold from address change 10.0 - 10.0 - t_{ACE} \overline{CE}_1 LOW and CE_2 HIGH to data valid - 45.0 - 55.0 t_{DOE} \overline{OE} LOW to data valid - 22.0 - 25.0 t_{LOE} \overline{OE} LOW to data valid - 18.0 - 18.0 t_{LZOE} \overline{OE} HIGH to High Z [²¹ , 22, 23] - 18.0 - 18.0 t_{LZOE} \overline{CE}_1 LOW and CE_2 HIGH to $LOW Z [^{21}, 22, 23]$ - 18.0 - 18.0 t_{LZOE} \overline{CE}_1 HIGH and CE_2 LOW to High Z [^{21}, 22, 23] - 18.0 - 18.0 t_{PU} \overline{CE}_1 LOW and CE_2 HIGH to power-up[^{24]} 0 - 0 - t_{PD} \overline{CE}_1 HIGH and CE_2 LOW to power-down[^{24]} - 45.0 - 55.0 t_{PD} \overline{CE}_1 HIGH to High Z [²¹ , 22, 23] - 18.0 - 18.0 t_{PD						·	Read Cycle
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- 1		55.0	-	45.0	Read cycle time	t _{RC}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	55.0 I		-	45.0	-	Address to data valid	t _{AA}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- 1		10.0	_	10.0	Data hold from address change	t _{OHA}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	55.0 i		-	45.0	-	CE ₁ LOW and CE ₂ HIGH to data valid	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	25.0 I		-	22.0	_	OE LOW to data valid	t _{DOE}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- 1		5.0	_	5.0	OE LOW to Low Z ^[21, 22]	t _{LZOE}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	18.0 I		-	18.0	_	OE HIGH to High Z ^[21, 22, 23]	t _{HZOE}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- 1		10.0	_	10.0	CE ₁ LOW and CE ₂ HIGH to Low Z ^[21, 22]	t _{LZCE}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	18.0 I		-	18.0	_	CE ₁ HIGH and CE ₂ LOW to High Z ^[21, 22, 23]	t _{HZCE}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	- 1		0	_	0	CE ₁ LOW and CE ₂ HIGH to power-up ^[24]	t _{PU}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	55.0 I		-	45.0	_	CE ₁ HIGH and CE ₂ LOW to power-down ^[24]	t _{PD}
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	55.0 I		-	45.0	_	BLE / BHE LOW to data valid	t _{DBE}
Write CycleWrite cycle time45-55- t_{WC} Write cycle time45-55- t_{SCE} \overline{CE}_1 LOW and CE_2 HIGH to write end35-40- t_{AW} Address setup to write end35-40- t_{HA} Address hold from write end0-0- t_{HA} Address setup to write start0-0- t_{SA} Address setup to write start0-0- t_{PWE} \overline{WE} pulse width35-40- t_{BW} \overline{BLE} / \overline{BHE} LOW to write end35-40- t_{SD} Data setup to write end25-25-	- 1		5.0	_	5.0	BLE / BHE LOW to Low Z [21, 22]	
Write CycleWrite cycle time45-55- t_{WC} Write cycle time45-55- t_{SCE} \overline{CE}_1 LOW and CE_2 HIGH to write end35-40- t_{AW} Address setup to write end35-40- t_{HA} Address hold from write end0-0- t_{HA} Address setup to write start0-0- t_{SA} Address setup to write start0-0- t_{PWE} \overline{WE} pulse width35-40- t_{BW} \overline{BLE} / \overline{BHE} LOW to write end35-40- t_{SD} Data setup to write end25-25-	18.0 I		-	18.0	_	BLE / BHE HIGH to High Z ^[21, 22, 23]	t _{HZBE}
tsce \overline{CE}_1 LOW and \overline{CE}_2 HIGH to write end 35 - 40 - t_{AW} Address setup to write end 35 - 40 - t_{HA} Address hold from write end 0 - 0 - t_{HA} Address setup to write start 0 - 0 - t_{SA} Address setup to write start 0 - 0 - t_{PWE} \overline{WE} pulse width 35 - 40 - t_{BW} \overline{BLE} / \overline{BHE} LOW to write end 35 - 40 - t_{SD} Data setup to write end 25 - 25 -						1	Write Cycle ^[25, 26]
t_AWAddress setup to write end 35 - 40 -t_AWAddress setup to write end 0 - 0 -t_HAAddress hold from write end 0 - 0 -t_SAAddress setup to write start 0 - 0 -t_PWEWE pulse width 35 - 40 -t_BWBLE / BHE LOW to write end 35 - 40 -t_SDData setup to write end 25 - 25 -	- 1		55	_	45	Write cycle time	t _{WC}
tmAddress hold from write end0-0- t_{HA} Address hold from write end0-0- t_{SA} Address setup to write start0-0- t_{PWE} \overline{WE} pulse width35-40- t_{BW} \overline{BLE} / \overline{BHE} LOW to write end35-40- t_{SD} Data setup to write end25-25-	- 1		40	_	35	CE ₁ LOW and CE ₂ HIGH to write end	t _{SCE}
tsaAddress setup to write start0-0- t_{SA} $\overline{\text{WE}}$ pulse width 35 - 40 - t_{BW} $\overline{\text{BLE}}$ / $\overline{\text{BHE}}$ LOW to write end 35 - 40 - t_{SD} $\overline{\text{Data setup to write end}}$ 25 - 25 -	- 1		40	_	35	Address setup to write end	t _{AW}
trueWE pulse width35-40- t_{BW} \overline{BLE} / \overline{BHE} LOW to write end 35 - 40 - t_{SD} Data setup to write end 25 - 25 -	- 1		0	_	0	Address hold from write end	t _{HA}
t_{BW} $BLE / BHE LOW$ to write end 35 $ 40$ $ t_{SD}$ Data setup to write end 25 $ 25$ $-$	- 1		0	_	0	Address setup to write start	t _{SA}
t_{SD} Data setup to write end 25 - 25 -	- 1		40	_	35	WE pulse width	t _{PWE}
	- 1		40	_	35	BLE / BHE LOW to write end	t _{BW}
t _{HD} Data hold from write end 0 – 0 –	- 1		25	_	25	Data setup to write end	t _{SD}
	- 1		0	_	0	Data hold from write end	t _{HD}
t _{HZWE} WE LOW to High Z ^[21, 22, 23] – 18 – 20	20 1		_	18	_	WE LOW to High Z [21, 22, 23]	t _{HZWE}
t _{LZWE} WE HIGH to Low Z ^[21, 22] 10 – 10 –	- 1		10	_	10	WE HIGH to Low Z ^[21, 22]	

Notes

24. These parameters are guaranteed by design and are not tested.

25. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write 26. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, \overline{OE} LOW) should be equal to the sum of t_{HZWE} and t_{SD} .

^{20.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 3 on page 6. 21. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZOE} , t_{HZDE} , t_{HZOE} , and t_{HZWE} is less than t_{LZWE} for any device. 22. Tested initially and after any design or process changes that may affect these parameters. 23. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high impedance state.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled)^[27, 28]



Figure 6. Read Cycle No. 2 (OE Controlled)^[28, 29]



Notes

27. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$.

28. WE is HIGH for read cycle. 29. Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)



Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled)^[30, 31, 32]

Notes

^{30.} The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 31. Data I/O is high impedance if $\overline{OE} = V_{IH}$.

^{32.} If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.

^{33.} During this period the I/Os are in output state. Do not apply input signals.





Switching Waveforms (continued)



Notes

34. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{||L}$, \overline{BHE} or \overline{BLE} or both = $V_{||L}$, and $CE_2 = V_{||L}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 35. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{||H}$, the output remains in a high impedance state.

36. During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)



- **Notes** 37. If CE₁ goes HIGH and CE₂ goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 38. The minimum write cycle pulse width should be equal to the sum of t_{HZWE} and t_{SD} . 39. During this period the I/Os are in output state. Do not apply input signals.



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[40]	Х	Х	X ^[40]	X ^[40]	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[40]	L	Х	Х	X ^[40]	X ^[40]	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[40]	X ^[40]	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Η	L	Н	L	Data Out (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Η	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	Х	Х	High Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

Note 40. The 'X' (Don't care) state for the chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range	
55	1.65 V–2.2 V	CY62167GN18-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm),	Industrial	
		CY62167GN18-55BVXIT		Package Code: BV48		
45	2.2 V–3.6 V	CY62167GN30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm),		
		CY62167GN30-45BVXIT		Package Code: BV48		
		CY62167GN30-45ZXI	51-85183	48-pin TSOP I (Pb-free)		
		CY62167GN30-45ZXIT				
	4.5 V–5.5 V	CY62167GN-45ZXI	51-85183	48-pin TSOP I (Pb-free)	1	
		CY62167GN-45ZXIT				

Ordering Code Definitions







Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)



Elaura 40	40 min TOOD I	(40 x 40 4 x 4 0 mm	Dealers Outline	E4 0E400
Figure 12.	48-pin 150P I	(12 × 18.4 × 1.0 mm)) Package Outline,	51-05103

SYMBOL	DIMENSIONS			
STMBOL	MIN.	NOM.	MAX.	
A	_	_	1.20	
A1	0.05	—	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	—	0.16	
с	0.10	—	0.21	
D	20.00 BASIC			
D1	18.40 BASIC			
E	12.00 BASIC			
е	0.	50 BAS	IC	
L	0.50	0.60	0.70	
θ	0°	—	8	
R	0.08	—	0.20	
N		48		

NOTES:

- DIMENSIONS ARE IN MILLIMETERS (mm).
 - PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- 3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- <u>/4</u>. TO BE DETERMINED AT THE SEATING PLANE C-. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- 5. DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- 6. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm
- 7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- <u>/8.</u> LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS. <u>/9.</u>
- 10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 *F



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

	Document Title: CY62167GN MoBL [®] , 16-Mbit (1M × 16/2M × 8) Static RAM Document Number: 001-93628							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
*В	5210733	NILE	07/04/2016	Changed status from Preliminary to Final.				
*C	5420388	VINI	09/08/2016	Updated Electrical Characteristics: Changed minimum value of V _{OH} parameter corresponding to Test Condition " $2.7 \le V_{CC} \le 3.6$, $I_{OH} = -1.0$ mA" from 2.2 V to 2.4 V. Changed minimum value of V _{IH} parameter corresponding to Test Condition " $2.2 \le V_{CC} \le 2.7$ " from 2 V to 1.8 V. Updated Note 5 (Replaced 2 ns with 20 ns). Updated Note 6 (Replaced 2 ns with 20 ns). Updated Ordering Information: Updated part numbers. Added Tape and Reel parts. Updated to new template.				
*D	5783985	NILE	06/23/2017	Updated Data Retention Characteristics: Changed typical value of I_{CCDR} parameter corresponding to Condition "1.2 V $\leq V_{CC} \leq$ 2.2 V" from 5.5 µA to 7.0 µA. Changed maximum value of I_{CCDR} parameter corresponding to Condition "1.2 V $\leq V_{CC} \leq$ 2.2 V" from 16.0 µA to 26.0 µA. Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template.				



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331