D2-4 Family Audio SOC

Intelligent Digital Amplifier PWM Controller and Audio Processor

FN6785
Rev 2.00
Mar 19, 2010

[illegible]

[illegible]

Features

- All digital class-D amplifier controller with integrated Digital Signal Processing (DSP)
- Fully programmable audio signal path parameters
- [illegible]
- [illegible]
- [illegible]
- [illegible]
- [illegible]
- [illegible]
- [illegible]

Related Literature

For a full list of related documents, visit our website:

- [illegible]

Applications

- [illegible]
- [illegible]
- [illegible]
- [illegible]

FIGURE 1. TYPICAL APPLICATION

Table of Contents

Ordering Information 3
Pin Configuration 3
D2-4 Family Pin Descriptions 4
Absolute Maximum Ratings 6
Thermal Information 6
Recommended Operating Conditions 6
Electrical Specifications 6
Serial Audio Interface Port Timing 7
TwoWire(I²C) Interface Port Timing 8
SPI™ Master Mode Interface Port Timing 9
SPI™ Slave Mode Interface Port Timing 9
Overview 9
Signal Processing 9
Programmable Audio Processing 9
Typical Performance 9
Audio Enhancement Processing 10
Functional Description 10
Serial Audio Interface 10
S/PDIF Digital Audio 10
Sample Rate Converter 10
DSP 10
Audio Processing And Signal Flow 10
Audio Enhancement Feature Processing 11
PWM Audio Outputs 12
I/O Control Pins 12
GPIO 12
I²C 2-Wire Control Interface 12
Serial Peripheral Interface (SPI 12
Control Port Redundancy 13
Temperature Sensing 14
Overcurrent Sensing 14
Multiple Device Synchronization 14
Power Supplies 14
Power Sequencing 14
Clock and PLL 14
Reset and Device Initialization 14
Boot Configuration 15
Output Mode Configurations 15
Configuration Mode Assignment 15
Revision History 27
Trademarks 27
Disclaimer for ZVISION(R) Technology License Required Notice 27
Package Outline Drawing 28

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PACKAGE (Pb-free/Halogen-free/ Sn-free) (Note 4)	PART NUMBER	TEMP RANGE (°C)	TAPE AND REEL (Units)	PACKAGE (Pb-free/Halogen)	PKG. DWG. #
D2-4S-ELG	D2 Audio DSP Sound Enhancement Algorithms	D2-4S-ELG#P	-40 to +85	-	48 ld QFN	L48.7x7
D2-4S-ELG-EVK (Note 5)	D2 Audio DSP Sound Enhancement Algorithms	D2-4S-ELG#P	-40 to +85	2k	48 ld QFN	L48.7x7
D2-4S-ELG-Z (Note 5)	D2 Audio DSP Sound Enhancement Algorithms SRS(HL)/SRS(WOW HD)*	D2-4S-ELG#Z	-40 to +85	-	48 ld QFN	L48.7x7
D2-4S-ELG-Z-EVK (Note 5)	D2 Audio DSP Sound Enhancement Algorithms SRS(HL)/SRS(WOW HD)*	D2-4S-ELG#Z	-40 to +85	2k	48 ld QFN	L48.7x7

NOTES:

1. See TB347 for details about reel specifications.
2. The D2-4 family supports audio processing algorithms for the D2 Audio DSP Sound Enhancement Algorithms, and DTS-HD(HRA, MSM, HDM) audio enhancement features. Algorithm support of these enhancements is device-dependent. See the specific part number for desired feature support.
3. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials; and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). The Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
4. For Pb-free or Green/RoHS Level (#P5), see the D2-4S-ELG or D2-4S-ELG-Z device pages. For more information about MSL, see TB363.

Pin Configuration



D2-4 Family Pin Descriptions

PIN	PIN NAME (Default)	TYPE	VOLTAGE (V)	DRIVE STRENGTH (mA)	DESCRIPTION
1	SCLK	I	3.3		PCworld audio bit clock (SCLK) Input. Input has hysteresis.
2	SDIN	I	3.3		PCworld audio data (SDIN) Input. Input has hysteresis.
3	LRCK	I	3.3		PCworld audio left/right (LRCK) Input. Input has hysteresis.
4	MCLK	I	3.3		PCworld audio master clock output for external (MCLKO) and input for internal clocks. Input has no int. Output is as Bidirectional.
5, 42	CVDD	P	3.3		Core power, 1.2 Vdc. Used to feed on-chip internal DSP logic, and int ernal core.
6, 43	CGND	P	0.0		Core ground.
7, 45	RVDD	P	3.3		Digital pad ring ground. Internally connected to PVMIXGND.
8, 46	RGND	P	0.0		Digital pad ring power, 3.3V. The 3.3V supply is a user feed for off the digital I/O pad drivers and resistors, except for the analog pads. Both vdc required to be connected. Internally connected to PVMIXVDD.
9	TEMPREF/ SDA	I/O	3.3	4/8	Temperature monitor reference for the monitor and DPI clock. Bi-directional bidirectional mask, chip pin operates as a SPI clock. Open-connect I2C A family firmware mode, this pin becomes an input for monitoring temperature.
10	VOUT1/ SCL	I/O	3.3	4/8	Volume control pulse input and SPI master/output. Master output clock signal. Bi-directional bidirectional mask, chip pin operates as a SPI clock. Open-connect I2C A family firmware mode, this pin becomes an input for monitoring up/ volume pulse input from external rotary encoder.
11	VOUT2/ MISO	I/O	3.3	4/8	Volume control pulse input and SPI master/output. Master input data signal. Bi-directional bidirectional mask, chip pin operates as a SPI clock. Open-connect I2C A family firmware mode, this pin becomes an input for monitoring temperature.
12	SPDIFIN	I	3.3		S/PDIF digital audio data input.
13	SPDIFTX	O	3.3	8	S/PDIF digital audio data output. This pin is the S/PDIF audio output and drives Bi-mask, 3.3V stereo output up to 192kHz. Pin is 5V tolerant.
14	TDO	O	3.3		Hardware boot mode control. For factory use only. Must be tied low.
15	VRQA	I	3.3		Interrupt request port 0. One of nine GPIOs (yes, low) to logic 3.3V) high or ground. High, low logic volume or address bus mode selection is open-drain version of the host. with I2C option.
16	VRQB	I	3.3		Interrupt request port B. One of nine GPIOs (yes, low) to logic 3.3V) high or ground. High, low logic volume or address bus mode selection is open-drain version of the host. with I2C option.
17	ADR0/A/ CPCS	I/O	3.3	4/8	Device configuration address input and SPI/I2C output. Open-connect mask, this pin operates as an input, using application bidirectional pull-up or pull-down connection to the pin (usually) one of four amplifier configurations. Open-connect I2C A family firmware mode, this pin becomes an output and provides a one-shot/ analog signal to the serial power supply controller.
18	PSEN/C/ CPCL	I/O	3.3	4	Device configuration selection input and SPI/I2C output. Open-connect bidirectional mask, chip pin operates, as an input, using application bidirectional pull-up or pull-down connection to the pin (usually) one of four amplifier configurations. Open-connect I2C A family firmware mode, this pin becomes an output and provides a one-shot/analog signal to the serial power supply controller.

D2-4 Family Pin Descriptions (Continued)

Pin	Pin Name Multiple Functions	Type	Voltage (V) Tolerance	Drive (mA)	Description
23	PWDTRST0	I/O	3.3	4	PWM protection input. Input to activate the protection mechanism. Protection monitoring functionality of these pins is controlled by an internal D2-4 family firmware, and dependent on which of the four amplifier configurations is enabled.
24	PWDTRST2	I/O	3.3	4	
25, 26	PWM0/1	P	3.3	8 ma	PWM output pins ground, internally connected to PGND.
27	PWM7	I/O	3.3	8 ma / 16	PWM outputs. Output is 8mA or 16mA, depending on the output mode configuration setting. Pins float on reset.
28	PWM6	I/O	3.3	8 ma / 16	
29	PWM5	I/O	3.3	8 ma / 16	
30	PWM4	I/O	3.3	8 ma / 16	
31, 32	PWM2/3	P	3.3	8 ma	PWM output pins ground. Note, D2-4 supply is used for the PWM ground drivers, internally connected to PGND.
33	PWM3	I/O	3.3	8 ma / 16	PWM outputs. Output is 8mA or 16mA, depending on the output mode configuration setting. Pins float on reset.
34	PWM2	I/O	3.3	8 ma / 16	
35	PWM1	I/O	3.3	8 ma / 16	
36	PWM0	I/O	3.3	8 ma / 16	
37	PLLVDD	P	1.8		PLL analog ground
38	XTALI	P	1.8		Crystal oscillator analog input pin
39	XTALO	P	1.8		Crystal oscillator analog output pin. To boost/quiet drive the crystal oval XTALO state, set have a drive strength specification.
40	PLLGND	P	1.8		PLL analog ground
41	VDLL/ uVS	P	1.8	4	Volume control pulse input and SPI slave select. At deassertion of device reset, this pin operates as a SPI slave select input. Upon internal D2-4 family firmware execution, this pin becomes an input for monitoring up/down pulse pulses from volume control device connected to this pin.
42	nRESET	I	3.3	Int. 100	Active low output. This pin drives low for the 3.3V brownout detector or 1.8V brownout detector trip point. Also, this pin drives low to indicate a system reset due to nRESET pin pulled low/reset event detection.
43	nRESET	I	3.3		Active low reset input. Synchronous, low level activates system level reset. Asynchronous, low level activates reset in all operation. Suite includes low reset detection on this IRQ input pins on the rising edge.
44	TEMPSNK/ GPIO0	I/O	3.3	16	Temperature monitor connection (TS) pin.
45	SCL	I/O	3.3	8 - 200	Two-Wire serial data or slave control pin with Schmitt-trigger. Bidirectional signal used by both the master and slave controllers for clock signaling. Pin is open-drain.
46	SDA	I/O	3.3	8 - 200	Two-Wire serial clock pad, open-drain driver with Schmitt-trigger. Bidirectional signal used by both the master and slave controllers for data signaling. Pin is open-drain.

NOTES:

1. All pins are active high, unless otherwise specified. Pins that are active low have an "n" prefix, such as nRESET.
2. All inputs are 3V5 and are open-drain drivers.
3. All power and ground pins of the same name are must be tied together to all other pins of that same name (for example, tie the PVDD pins together, PGND pins together, VDDD pins together, GDAD pins together, PWMVDD pins together, and PWMGND pins together).

Absolute Maximum Ratings

[illegible]

Thermal Information

[illegible]

[illegible]

NOTES:

[illegible]

Recommended Operating Conditions

[illegible]

[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	3.3	3.6	V
[illegible]		-	[illegible]	-	[illegible]
[illegible]		-	[illegible]	-	[illegible]
[illegible]	[illegible]	[illegible]	3.3	3.6	V
[illegible]		-	[illegible]	-	[illegible]
[illegible]		-	[illegible]	-	[illegible]
[illegible]	[illegible]	[illegible]	3.3	3.6	V
[illegible]		-	[illegible]	-	[illegible]
[illegible]		-	[illegible]	-	[illegible]

NOTE:

[illegible]

Electrical Specifications

[illegible]

[illegible]	[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	-	-	V
[illegible]	[illegible]	-	-	[illegible]	V
[illegible]	[illegible]	[illegible]	-	-	V
[illegible]	[illegible]	-	-	[illegible]	V
[illegible]	[illegible]	[illegible]	-	[illegible]	V
[illegible]	[illegible]	-	-	[illegible]	V
[illegible]	[illegible]	-	-	[illegible]	[illegible]
[illegible]	[illegible]	-	[illegible]	-	pF
[illegible]	[illegible]	-	[illegible]	-	pF
[illegible]	[illegible]	-	[illegible]	-	[illegible]

Electrical Specifications T_A = -20 °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PAVRDD = 3.3V ±5%, all grounds at 0V, 40 oscillator fundamental crystal (Fund. XTL), or 24.576MHz, 1.8V or 3.3V CMOS clock source, unless otherwise noted (Continued)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
CRYSTAL OSCILLATOR					
Crystal Frequency (Fundamental Mode Crystal)	fxo	20	24.576	25	MHz
Duty Cycle	Dtc	40	-	60	%
Start-Up Time (Start-Up Time is Oscillator-enabled at both Valid Supply) to Stable Oscillation)	tstart	-	5	20	ms
PLL					
VCO Frequency	Fvco	240	294.912	300	MHz
PLL Lock Time from de-asserted Powerdown	tlock	-	5	-	ms
I2C POWER-ON RESET					
Reset Enabled Voltage Level	Vpor	0.95	1.10	1.30	V
POR Minimum Output Pulse Width	Tpw	-	5	-	ms
I2C COMPONENT SPECIFICATIONS					
Clock Frequency		1.4	1.5	1.7	V
Pulse Width Rejection	Tfse45	-	100	-	ns
Minimum Output Pulse Width	Tp_h	20	-	-	ns
SPI (SPIM) COMPONENT SPECIFICATIONS					
Clock Cycle		2.4	2.7	2.9	V
Pulse Width Rejection	Tfse50	-	100	-	ns
Minimum Output Pulse Width	Tx3	-	20	-	ns

NOTES:
12. All input pins except XTAL0.
13. All digital outputs. Drive strength for each digital pin is in the "D2-4 Family Pin Descriptions" on page 2.
14. Input leakage applies to all pins except XTAL0.

Serial Audio Interface Port Timing T_A = -20 °C, CVDD = PLLVDD = 1.8V ±5%, RVDD = PAVRDD = 3.3V ±10%, CLOAD = 20 MAXIMUM, MEDIUM DRIVE STRENGTH, 40 MHz CRYSTAL OR 24.576 MHz CLOCK SOURCE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
SCLK Period (SCLK)	tsclkp	40	-	10.0	ns
SCLK Pulse Width (HIGH and LOW) (SCLK)	tsclkh	40	-	-	ns
LRSR Set-Up to SCLK Rising Edge (LRSR)	tslrsh	20	-	-	ns
LRSR Hold from SCLK Rising (LRSR)	tshlr	20	-	-	ns
SDTR Set-Up to SCLK Rising Edge (SDTR)	tsdt	20	-	-	ns
SDTR Hold from SCLK Rising (SDTR)	tshdt	20	-	-	ns



FIGURE 2. SERIAL AUDIO INTERFACE PORT TIMING

Two-Wire (I^2C) Interface Port Timing T_A = -20° C,VDD = PLLVDD = 1.8V ±5%, RGD = PWRVDD = 3.3V ±10%. All grounds at GND. All voltages referenced to ground.

DESCRIPTION	SYMBOL	MIN	TYP	MAX	UNIT
SCL Frequency	SCL	-	-	100	kHz
Bus Free Time Between Transmissions	t_{BUF}	4.7	-	-	µs
SCL Clock Low	t_{LOW},SCL	4.7	-	-	µs
SCL Clock High	t_{HIGH},SCL	4.0	-	-	µs
Set-Up Time for a (Repeated) Start	$t_{SU;STA}$	4.7	-	-	µs
Start Condition Hold Time	$t_{HD;STA}$	4.0	-	-	µs
Data Hold Time SCL Falling (See note 10)	$t_{HD;DAT}$	-	-	3	nsec/V
Data Set-Up Time to SCL Rising	$t_{SU;DAT}$	250	-	-	ns
Data Output Delay Time from SCL Falling	$t_{VD;DAT}$	-	-	0.9	µs
Rise Time of Both SDA and SCL (See Note 10)	t_r	-	-	1	µs
Fall Time of Both SDA and SCL (See Note 10)	t_f	-	-	300	ns
Set-Up Time for a Stop Condition	$t_{SU;STO}$	4.7	-	-	µs

NOTES:
10. Data is clocked in on valid rise and SCL(s) rising edge of the SCL goes low.
11. Levels established by a bus master and not an active bus device.

FIGURE 3. I^2C INTERFACE TIMING

SPI™ Master Mode Interface Port Timing T_A = -20°C, DVDD = PVDD = 1.26 volts, RVDD = PVRVDD = 3.3V ±5%, 50 pinsheet DVDD 30 voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{sc}	MOSI Setup from Clock Edge	8		ns
t_{hc}	MOSI Hold by Clock Edge	1.0		ns
t_{cd}	MISO Hold from Clock Edge		3 system clocks + 2ns	
t_{dd}	MISO Valid from Clock Edge		3 system clocks + 2ns	

SPI™ Slave Mode Interface Port Timing T_A = -20°C, DVDD = PVDD = 1.26 volts, RVDD = PVRVDD = 3.3V ±5% all grounds at GND, all voltages referenced to ground.

SYMBOL	DESCRIPTION	MIN	MAX	UNIT
t_{sc}	MOSI Setup from Clock Edge	3 system clocks + 2ns		
t_{hc}	MOSI Hold by Clock Edge	3.0		ns
t_{cd}	MISO Hold from Clock Edge		3 system clock + 2ns	
t_{dd}	MISO Minimum Width	3 system clocks + 3ns		



FIGURE 6. SPI TIMING

Overview

The D2-4 family devices are integrated System-on-Chip (SoC) audio processors and Class D amplifier PWM controllers. They combine a high performance audio digital signal processor, complete audio processing, and selectable PWM output options for driving multiple-output power stage configurations. Stereo PDs and Mono BTL are supported. The SPI™ and I²C™ slave control serial interfaces enable integration compatibility with external system architectures and solutions. The audio path includes a stereo Sample Rate Converter (SRC) plus device-specific audio processing algorithms.

Output Configurations

A 3-channel PWM engine with application-selected configuration settings provides output options for combinations of output channels. Application-dependent configuration selection includes Stereo Speakers, Stereo Speakers with Subwoofer, Stereo Speakers and Stereo Bi-Amp Speaker outputs, as well as Stereo Line, Headphone Outputs, or Subwoofer Line Outputs. Depending on configuration settings, Half-bridge, Half-Bridge and Bridge-Tied-Load (BTL) output stage topologies, with either discrete or integrated output stages are supported.

Programmable Audio Processing

Programmable parameter settings for audio processing include volume control, path routing and mixing, high/low pass filtering, multiband equalizers, compressors, and loudness. These parameters can be adjusted using the D2 Audio Customization GUI software during design and development, or can be set through the device's serial interface within production-amplifier products.

Typical Performance

Most system performance is largely determined by the amplifier power stage, output filter, speakers, and enclosure components, and overall system design. Typical performance capability of amplifier power outputs varies from less than 100W to systems over 1000W. Speaker audio performance includes 20Hz to 20kHz frequency response, SNR of greater than 100dB, and THD+N performance typically below 0.1%.

Audio Enhancement Processing

The D2-4 family devices include 32-bit Audio DSP Sound Processing Technology (SPT) and 32-bit Audio DSP Sound Effects and DRAM (SEDR) SPT functions for D2-4 audio enhancement algorithms. These functions are integrated within the firmware of each device and are part of the standard audio signal flow.

Functional Description

Figure Block Diagram (1) shows a block diagram of the D2-4 family devices and is meant as a reference for many of the items in the following descriptions.

Serial Audio Digital Input

The D2-4 family devices have three Serial Audio Interface (SAI) port accessories that can determine all digital audio input. The SAI supports I²S, LJ, RJ, TDM, and PDM data formats and can operate in up to 256 bit TDM audio modes. The SAI input can operate in slave mode only. The digital audio input from the SAI input port routes directly through the Sample Rate Converter (SRC). Either TDM, I²S digital input or the S/PDIF digital input can be selected as the main audio input.

S/PDIF Digital Audio I/O

The D2-4 family contains one IEC60958 compliant S/PDIF Digital receiver input and one IEC60958 compatible S/PDIF Digital transmitter.

The S/PDIF receiver input includes an input transition detector, PLL, and error detection. The S/PDIF receiver has 8 channel status bits. The receiver meets the jitter tolerance specified in IEC60958-4.

The S/PDIF transmitter complies with the consumer applications defined in IEC60958-3. The transmitter supports 24-bit audio data, but does not support user bit and channel status.

Compressed digital formats are not decoded within the D2-4 family. However, a bitstream passthrough mode is supported from the SPDIFIN1 input to the SPDIFTX output, which allows for the passthrough of Dolby Digital, DTS, and other types of compressed audio input bitstream to make available at the product's S/PDIF output.

Sample Rate Converter

The D2-4 family devices include a 2-channel asynchronous Sample Rate Converter (SRC). The SRC converts audio data input sampled at one input sample rate to a fixed 48kHz output sample rate that aligns asynchronous input audio streams to a single rate for system processing. With an input sample rate between 8kHz and 192kHz, the SRC can convert any of the data from either the SAI or I²S/ PDIF input sources. In addition to converting the input sample rate to the output sample rate, input clock jitter and sampling jitter are attenuated by the SRC.

DSP

A 24-bit fixed point Digital Signal Processor (DSP) controls the audio signal flow and general system control functions within the D2-4 family devices.

Audio path signal routing, programmable parameter processing blocks, and control logic are defined within the device's internal firmware. Signal flow through the devices are buffered and processed through software specific function blocks, such as the SDR.

Audio Processing and Signal Flow

The audio processing within the D2-4 family devices is defined by the internal ROM firmware and executed by the DSP. This firmware defines the audio flow architecture and the processing blocks that are available. Figure Audio Processing and Signal Flow (2) shows the D2-4 family devices' internal audio processing functions within this architecture include:

- Mixer functions
- Routers
- Compressors and limiters
- Tone controls
- Multi-band equalizers (fully parametric and shelving)
- High-pass and low-pass crossover filters
- Volume and level controls
- Loudness compensation
- Input signal selection

Signal flow and input system definition is defined by the internal ROM firmware and executed as sub-block in programmable, which allows for adjustment of all of the parameters.

Signal flow and details of each of these audio processing blocks are shown in Figure 4.



Audio Enhancement Feature Processing

Additional enhancement audio processing algorithms are available through the Audio Precision ADEPT-DSP family devices. The available enhancements are:

- D2-Audio DSP Sound Enhancement (supports both the D2-4Q2, D2-4Q1)
- 3-channel stereo spatialization
- Bass enhancement
- Content configurable EQ presets
- Improved vocal clarity
- Automatic voice activity regulation/optimization
- Automatic loudspeaker setup, equalization/correction

STEREOPHONIC WIDTH (SW) AND BASS (BASS) CONTROL

Each of these enhancements are unique to the particular part number, and each enhancement has a set of programmable parameters to control operation. The location of these enhancements within the signal flow is shown in Figure 3 on page 4.

PWM Audio Outputs

The D2-4 family devices incorporate the PWM output channels that are mapped to eight PWM output pins. Each of the PWM channels and their pins are used for driving output power stages in Class D or Class BD topology, depending on the selected configuration mode.

The outputs support multiple PWM amplifier output topologies. These support topologies include half-bridge 1H or N-FET and full-bridge 1H or N-FET using 2-level modulation with 2- or 4-quadrant control. Enhanced level-function capabilities provide eight output pins as well as the associated output topology to support 7.1 channel audio systems. Refer to the D2-4 Family Product Technical Reference Manual for more detailed description and selection of these output configurations, and their associated mapping of the PWM channels.

Using a simple passive filter, the PWM outputs drive low-level outputs at a nominal $2V_{pp}$ headphone outputs or line-level outputs that require a $2V_{pp}$ or higher output level are implemented using an active filter.

I/O Control Pins

Several device pins are used as specific function inputs and outputs to control amplifier and device operation. Some pins are used as inputs to control device operation, and other pins are used to control device operating status. Functions of these pins are defined in "28-47 pins (No Description)" on page 6, and additional descriptions are included in the functional block descriptions elsewhere in this document. These pins are implemented within the digital processing section of the device firmware. However, their purpose is not programmable, and their specific function is defined by the D2-4 family internal firmware.

Timers

Two independent timers are used for device and system control. Timer 0 is a 16-bit timer/counter with a 10-bit prescaler. Timer 0 has the temperature sensing control. Two 12-bit timers are associated with the timers, and their pin functions are defined by the device firmware. Timer 0 is used for the temperature measurements of the temperature monitoring algorithm. Its pin (TDO) is used as an output to control the temperature sensing circuitry externally.

Timer 1 is a 16-bit timer/counter of the device. Its pin (TDC) is not used for this timing operation, and is defined by device firmware as the nINSTR I/O pin. Timer operation is established internally by firmware and not programmable.

I²C 2-Wire Control Interface

The D2-4 family devices include a 2-Wire I²C compatible interface for communication with external host controllers.

This interface is usable with either an external microcontroller interface, or for communication to EEPROMs, or other compatible peripheral chips. The I²C interface is multimaster capable, and supports both 100kHz standard mode, and 400kHz fast-mode I²C bus operation.

Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is an alternate serial input and output control interface. It is a 4-wire interface that supports both slave and master operation. Pins are shared with the I²C interface.

The four SPI interface pins are all shared. This interface functions only as an input port when the device is in slave mode, but operates as an interactive control port. During a reset condition, defining the input pin configuration, the SPI signals (SCS, SCL, TEMP0, MOSI, VOL1, MISO, and VOL0, VOL1) operate as the SPI slave. The SPI interface is programmable, and can be used for data logging externally to firmware program. Other pins are no longer used for SPI functions, and operate as assigned by the firmware.

Control Register Summary

The control register interface is used for an external controller to adjust the amplifier's programmable settings and adjustments during operation. Control registers are mapped to the digital processing blocks are accessed through a register programming interface, and each parameter is defined with its specific register address and data format. The I²C signal is a TRUE master input and output interface. PWM amplifier and fan outputs, and S/PDIF transmitter are controlled through these control parameters.

All of these control register functions are defined in the Application Programming Interface (API) specification.



Temperature Sensing

The temperature sensing algorithm uses external hardware on the board. The hardware is a thermistor connected to an external low-drop-out regulator. A Negative Temperature Coefficient (NTC) resistor located physically on the design is areas that require monitoring.

This operation uses three of the I/O pins (TEMPREF, SCK, TEMP), NEGA, and TEMPCON[1:0]. These pins have shared functions. During device initialization, these pins operate as port pins. Once the device is out of reset, the temperature sensing will kick in with functionality turns off and these pins are dedicated to the temperature monitoring function.

Overcurrent Protection

The device operates in conjunction with current threshold detectors connected to the power supply and at each power stage output of the amplifier design.

The detectors are used to generate a pulse or logic level upon detection of high current, where this logic level is connected to one of the three protection inputs (OCP[2:0]).

These protection input pins are primed/intended for protecting the PWM power transistors. They are activated by either a positive level driven into the pin. Pressure within the D2-4 family devices, the overcurrent protection inputs are used to detect a fault condition. It disables the PWM outputs only, depending on the conditions monitored on these protection input pins.

The number of overcurrent protection is a design-dependents on which one of the four configurations is defined. The configuration settings, established upon power-up through the configuration pins, also determine which protection inputs are used.

Power Supply Synchronization

The PSSYNC (YC) pin provides a power-supply synchronization signal for switching power supplies. The master outputs this pin up to the frequency and duty cycle needed by the system switching power supply. The master device uses this signal to synchronize with the device's internal clock and thereby minimize or eliminate interference signals that could occur if the switching power supply is not locked to the device's internal clock.

This PSSYNC (YC) pin is a shared pin. During device reset and initialization, the pin operates as one of two configuration input pins, where its high or low logic state is used to set the amplifier output configuration. After the device reset and initialization and device firmware begins operating, this pin becomes the PSSYNC output.

Error Output

The system and device internal overriding uses an I²C pin (ERROR (YC)), as an output to signal a clock/out shutdown and sensitive to an external system controller. This output can be used to turn on a visual indicator LED.

The error output is also used to signal an external microcontroller that the I²C bus may be in a hung condition. In one of the two body system initializations, the I²C bus is busy as a master device.

This error output is configured as a push-pull output and is an output after the device firmware initializes and begins running. This same pin is shared as an input. During a reset condition, this pin is configured as an input and is sampled at reset that are used to define the configuration mode. A resistor pull-up or pull-down on this pin establishes the logic state during reset/power-up. After the initialization sequence completes, these resistors do not affect the error output operation.

Power Sequencing

The OCSD and MUTE/SD (including PWRGOOD) power supplies should be brought up together or brought up/in current transients that could cause the device to enter protection mode. The power supplies can power up separately. The best practice is for all supplies to feed from regulators using a common power source. Typically this can be achieved by using a single 5V power supply and regulating down 3.3V and 1.8V supplies from that 5V source. As noted in Item 7 of Section 2.2, the above names must be read together at the beginning of the

Clock and PLL

The clock is generated are inputting a fundamental-mode crystal connected between the XTI and XTO pins. The XTI pin is the input and is designed to be driven by a 3.3V CMOS-level source by any other circuit. XTO is an input that connects to the other side of the crystal.

The clock generation contains a low jitter PLL critical for low EMI/RFI performance. The PLL is designed to be used with a crystal rate conversion and the audio processing data paths. The clock generation is designed to be used with a crystal frequency.

The clock generation is designed to be used with a crystal frequency. DSP, S/PDIF transmitter, and the PWM engine.

Clock and PLL functionality is automatically configured by internal device firmware. They are not programmable and are optimized for device performance.

Reset and Device Initialization

The SD or family devices, need be reset to initialize and begin operating properly. The reset is accomplished by applying a logic 0 to the nRESET (YC) pin. Extend hardware circuitry or a controller within the amplifier system design must provide this reset signal to the device. The reset signal must be applied during power-up initialization. Some applications require the nRESET pin is released from its low/active state.

The nRESET pin is an input and is designed to be driven by the 3.3V and 1.8V power supplies. A two or drop-of power from either of these supplies triggers their brownout detection that asserts the nRESET pin, driving it low. Connect the nRESET pin to the power-supply circuitry's power-good output signal to ensure a proper reset occurs if the power supply voltage drop below their design specifications.

At the deactivation of nRESET, the chip reads the states of the boot mode selection pins (PSDA and PSCK) and begins the boot sequence. Because the boot mode selection is defined by these pins' logic state. These device pins are strapped either high or low to select the boot mode. The boot mode selection is defined by the state of these pins. For more information, see the "Boot Modes" on page 53 section for related descriptions.

Boot Modes

The D2-4 family device contains internal firmware to operate the chip. The boot mode determines how the internal firmware is loaded by the programmable settings can be written to the device after it is operational and running.Parameter data can also be read at boot time, which allows saved parameter settings to be used in processing. The device is designed to boot in one of four possible boot configurations and data to be provided from these boot sources.

- I²C slave (to external microcontroller)
- I²C EEPROM
- Internal device ROM only
- SPI slave

The specific boot mode is selected based on the state of the IRQ/Boot/HID input pins at the time of reset de-assertion. Boot modes are shown in Table 2.

Table 2. Boot Mode Configuration

Boot Mode	IRQ/Boot Pin	HID Pin	Boot Source	Description
0	0	0	I²C Slave	Operates as I²C slave, boot at address 0x60. An external Master must provide boot code from I²C port.
1	0	1	I²C Master	Operates as I²C master, boot code from ROM on I²C port.
2	1	0	Internal ROM	Boot from internal ROM.
3	1	1	SPI Slave	SPI slave. External SPI master provides boot code.

The device initializes on all three of its boot mode. However, it gets its configuration and parameter data from the host device. Therefore, the host device must be operational before the D2-4 EEPROM. If a system uses both an external controller and an EEPROM, the EEPROM loads first. During this time, the controller must remain off the I²C bus.

Output Mode Configurations

The D2-4 family devices support four amplifier output configuration modes of powered output and line output combinations. These four modes are shown in Table 3.

Table 3. D2-4 Output Configuration Modes

MODE	PWM OUTPUTS	FUNCTION
0	2.0L/R Stereo	Powered Left and Right Speakers with 2-Channel Line Outputs
1	2.0L/R + 1L/R Sub	Powered Left and Right Speakers with 2-Channel Line Outputs Bridge-Tied Stereo Sub + Right Line-Level Output
		Dual-Ended Subwoofer Line-Level Output
2	2.0L/R + 1L/R Sub	Powered Left and Right Speakers with 2-Channel Line Output Bridge-Tied Stereo Sub + 2-Channel Line Output
		Full-Band Subwoofer Line-Level Output
		Bridge-Tied Stereo Sub + Right Line-Level Output
3	2.0L/R Bridge	Powered Left and Right Speakers with 2-Channel Line Outputs
		Bridge-Tied Stereo Sub Applied to Signal Pins

These configuration modes use different combinations of the four PWM output channels, and the audio signal routing to PWM pins is their appropriate PWM channel path. This channel connection and mapping of the signals is shown in Table 4 through 7. Of the total eight PWM pins, not all pins are used with every configuration mode. Pins not used in a specific configuration mode can be used as automatically generated line-level output pins or left in three-state pins are connected to their designated output stages.

In Mode 2 and 3, the PWM pins 7 through 10 are configured to be applied to the audio signal flow path, enabling the appropriate signal to be driven directly to the properly filtered PWM output channels.

The control pin inputs are mapped to the PWM channels that are used for the powered outputs. This protect pin-mapping assignment is shown in Table 8 through 11 for each configuration.

Configuration Mode Assignment

The configuration mode is assigned when the D2-4 family device exits its reset state. At that time, the logic status of the IRQ/Boot/HID pin is latched to determine the specific internal device registers. During this initialization time, these pins operate as logic inputs. After completion of the initialization and the internal firmware begins executing, these pins are reassigned as outputs for their shared functions. The internal latched logic value is not changed during this reassignment process. When the device is powered down or reset again, the in-mode requires a specific amplifier design's hardware connection, and the configuration pin logic levels are defined through pull-up or pull-down resistors installed on that design's board. These resistors are part of the design and are not intended to be changed for each hardware design.

TABLE 7. PIN CONTROL ASSIGNMENT FOR CONFIGURATION MODES 0-3

CONFIG MODE	CONFIG NUMBER	SPEAKER AMPLIFIER LEVEL SELECT	HEADSET AMPLIFIER LEVEL SELECT	PDM CHANNEL SELECT	PDM CHANNEL SOURCE SELECT	PDM CLOCK	PRESENCE PIN ASSIGNMENT	SUPPORTED AUDIO OUTPUT TOPOLOGY	AUDIO CHANNEL ASSIGNMENT
0	0	2.0 L/R 4 Quadrant	0	0	0	Left	0.0	0	4 Quadrant, Full Bridge	Powered Left
					1	Right	4.7	1	4 Quadrant, Full Bridge	Powered Right
					2	-	-	-	-	-
					3	-	-	-	-	-
					4	-	-	-	-	-
1	1	2.0 L/R L/R Sub Line	0	1	0	Left	0.1	0	4 Quadrant, Full Bridge	Powered Left
					1	Right	2.3	1	4 Quadrant, Full Bridge	Powered Right
					2	Line	6	-	Line Level	Line, Headphone Left
					3	Line	7	-	Line Level	Line, Headphone Right
					4	Sub	4, 5	-	Line Level Sub	Line Level Sub
2	2	2.0 L/R Sub + L/R Line	1	0	0	Left	0.0	0	Half Bridge	Powered Left
					1	Right	2.3	1	Half Bridge	Powered Right
					2	Line	6	-	Line Level	Line, Headphone Left
					3	Line	7	-	Line Level	Line, Headphone Right
					4	Sub	4, 5	2	2 Quadrant, Half Bridge	Powered Sub
3	2	2.2 Bi-amp	1	1	0	Left/Avg	0.1	0,1	Half Bridge	Powered Left HF
					1	L Ind/Avg	2.3	1,3	Half Bridge	Powered Left LF
					2	R Ind/Avg	4, 5	2	Half Bridge	Powered Right HF
					3	R Ind/Avg	6, 7	2	Half Bridge	Powered Right LF
					4	-	-	-	-	-

Revision History

The revision history provided for the informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

Date	Revision	Details
Mar 28, 2019	FN0763.2	Changed the base parts on page 2 in header to 32-bit Family Audio SOC. Updated Related Literature table. Replaced all words around "32-bit DSP" to "32 Audio DSP", "DdS-I" to "32-bit family", "Digital Audio Suite" to "Audio Software Framework", "SoundBuilder" to "Sound Enhancement Algorithm", "DSP Course II" to "32 Audio Customization SDK". Updated Audio Enhancement Feature Processing bullet points on page page 23. Updated Ordering Information table. Updated Figures 2, 3, 4, 5, and 6. Removed About Intersil section. Updated Trademarks section. Updated disclaimers.
May 5, 2016	FN0763.1	Updated entire datasheet applying Intersil's new standards. Updated Part Ordering Information table on page 5. Updated Note 8 on page 6. Updated Disclaimer to Renesas (DRS) Technology License Required Notice. Added Revision History section. Replaced Products on page to About Intersil verbiage. Updated About Intersil verbiage to these changes are as follows: About Intersil — Intersil Corporation is a pioneer in innovative ics. Our "dimension applies to..." to those from where dimensions were in metric format. Removed Notes #1, 6, and 8 in a line with.

Trademarks

DTS®,SRS,and DTS:SRS,WOW,HD™ are registered trademarks of DTS(USRS) Corporation. Windows™ is a registered trademark of Microsoft Corporation. Other product names are for identification purposes and may be trademarks and/or registered trademarks of their respective companies.

Disclaimer for DTS®(SRS) Technology License Required Notice:

NOTICE OF LICENSE REQUIREMENT: Supply of this implementation of DTS technology to OTS Product Licensees directly or through a distributor does not issue a royalty payment or convey a license, exhaust DTS' rights in the implementation, or imply a right under any patent or any other industrial or intellectual property right of DTS to use, either for sale, sell, or import such implementation in any finished enduser or ready-toresell product. A license from and royalty payment to DTS is required prior to and for such use.

Package Outline Drawing

For the most recent package outline drawing, see L48.7x7.

L48.7x7

48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 0, 6/10



NOTES:

1. Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as high reliability products or products for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space systems; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reproduced, reprinted or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Стандарт Электрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научно-исследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331