
	DT		RONOUS	256K x 18 DUAL-PORT	IDT70V631
LEAD FI	NISH (SnPb) A	RE IN EOL PROCE	SS - LAST TI	ME BUY EXPIRES JU	INE 15, 2018

Features

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- ٠ High-speed access
 - Commercial: 10/12/15ns (max.)
 - Industrial: 12ns (max.)
- Dual chip enables allow for depth expansion without external logic
- IDT70V631 easily expands data bus width to 36 bits or more using the Master/Slave select when cascading more than one device
- M/S = VIH for BUSY output flag on Master, $M/\overline{S} = VIL$ for \overline{BUSY} input on Slave
- Busy and Interrupt Flags
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports

- ٠ Fully asynchronous operation from either port
- ٠ Separate byte controls for multiplexed bus and bus matching compatibility
- ٠ Supports JTAG features compliant to IEEE 1149.1 - Due to limited pin count, JTAG is not supported on the 128-pin TQFP package.
- ٠ LVTTL-compatible, single 3.3V (±150mV) power supply for core
- ٠ LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV) power supply for I/Os and control signals on each port
- ٠ Available in a 128-pin Thin Quad Flatpack, 208-ball fine pitch Ball Grid Array, and 256-ball Ball Grid Array
- ٠ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ٠ Green parts available, see ordering information



NOTES:

- $\overline{\text{BUSY}}$ is an input as a Slave (M/ $\overline{\text{S}}$ =VIL) and an output when it is a Master (M/ $\overline{\text{S}}$ =VIH). 1
- BUSY and INT are non-tri-state totem-pole outputs (push-pull). 2.

DECEMBER 2017

S

Industrial and Commercial Temperature Ranges

Description

The IDT70V631 is a high-speed 256K x 18 Asynchronous Dual-Port Static RAM. The IDT70V631 is designed to be used as a stand-alone 4608K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 36-bit-or-more word system. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 36-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control,

PinConfigurations^(1,2,3,4)

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either \overline{CE}_0 or CE1) permit the on-chip circuitry of each port to enter a very low standby power mode.

The 70V631 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controlled by the OPT pins. The power supply for the core of the device (VDD) remains at 3.3V.

13 14 15 16 17

12

09/30/03 1 2 3 4 5 6 7 8 9 10 11

А	I/O9L	NC	Vss	TDO	NC	A16L	A12L	Asl	NC	Vdd	SEML	ĪNTL	A4L	Aol	OPT∟	NC	Vss	А
в	NC	Vss	NC	TDI	A17L	A13L	A9L	NC	CEOL	Vss	<u>BUSY</u> ∟	A5L	Aıl	Vss	Vddqr	I/O8L	NC	В
С	Vddql	I/O9r	Vddqr	VDD	NC	A14L	A10L	ŪBL	CE1L	Vss	R∕₩L	A6L	A2L	Vdd	I/O8R	NC	Vss	С
D	NC	Vss	I/O10L	NC	A15L	A11L	A7L	Ū₿∟	Vdd	ŌĒL	NC	A _{3L}	Vdd	NC	Vddql	I/O7L	I/O7r	D
Е	I/O11L	NC	Vddqr	I/O _{10R}										I/O6L	NC	Vss	NC	Е
F	Vddql	I/O11R	NC	Vss	•									Vss	I/O6r	NC	Vddqr	F
G	NC	Vss	I/O12L	NC										NC	VDDQL	I/O5L	NC	G
н	Vdd	NC	Vddqr	I/O _{12R}	•				V631 -208					Vdd	NC	Vss	I/O5r	н
J	Vddql	Vdd	Vss	Vss	•	208-Ball BGA							Vss	Vdd	Vss	Vddqr	J	
к	I/O14R	Vss	I/O13R	Vss		208-Ball BGA Top View ⁽⁶⁾							I/O3r	Vddql	I/O4r	Vss	к	
L	NC	I/O14L	Vddqr	I/O13L										NC	I/O3L	Vss	I/O4L	L
М	Vddql	NC	I/O15R	Vss	•									Vss	NC	I/O2r	Vddqr	М
Ν	NC	Vss	NC	I/O 15L	•									I/O1r	Vddql	NC	I/O2L	Ν
Р	I/O _{16R}	I/O16L	Vddqr	NC	TRST	A16R	A12R	Asr	NC	Vdd	<u>SEM</u> R	ĪNTr	A4R	NC	I/O1L	Vss	NC	Ρ
R	Vss	NC	I/O17r	тск	A17R	A13R	A9R	NC	CEOR	Vss	BUSYR	A5R	A1R	Vss	Vddql	I/Oor	Vddqr	R
т	NC	I/O17L	VDDQL	TMS	NC	A14R	A _{10R}	ŪBr	CE1R	Vss	R/WR	A6R	A2R	Vss	NC	Vss	NC	Т
U	Vss	NC	Vdd	NC	A15R	A11R	A7R	ĒBr	Vdd	ŌĒr	M/S	Aзr	Aor	Vdd	OPTr	NC	I/Ool	U
																	5622 tb	l 02b


NOTES:

1. All VDD pins must be connected to 3.3V power supply.

2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to ViH (3.3V) and 2.5V if OPT pin for that port is set to VIL (OV).

- 3. All Vss pins must be connected to ground.
- 4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.





- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDC pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V) and 2.5V if OPT pin for that port is set to VIL (0V).
- 3. All Vss pins must be connected to ground.
- 4. Package body is approximately 14mm x 20mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.
- 7. Due to the restricted number of pins, JTAG is not supported in the PK-128 package.

09/30/03

Pin Configuration^(1,2,3,4) (con't.)

70V631BC BC-256⁽⁵⁾

256-Pin BGA Top View⁽⁶⁾

^{A2}	A3	A4	A5	A6	A7	A8	A9	A10	a11	A12	A13	A14	A15	A16
TDI	NC	A17L	A14L	A11L	A8L	NC	CE1L	OEL	INTL	A5L	A2L	A0L	NC	NC
^{B2} NC	^{B3} TDO	B4 NC	B5 A15L	B6 A12L	B7 A9L	B8 UBL	B9 CE0L	B10 R/₩L	B11 NC	B12 A4L	B13 A1L	^{B14} NC	B15 NC	^{B16} NC
C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
I/O9L	Vss	A16L	A13L	A10L	A7L	NC	LBL	SEM∟	BUSY∟	A6L	A3L	OPT∟	NC	I/O8∟
d2	D3	d4	d5	d6	d7	d8	d9	d10	d11	d12		D14	D15	D16
I/O9r	NC	Vdd	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr		NC	NC	I/O8R
e2	E3	e4	e5	e6	e7	^{E8}	^{E9}	^{E10}	e11	e12	e13	E14	e15	e16
I/O10L	NC	Vddql	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddqr	NC	I/O7l	I/O7r
F2	f3	f4	f5	^{F6}	F7	^{F8}	^{F9}	F10	^{F11}	f12	f13	f14	F15	F16
NC	I/O11r	Vddql	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O6r	NC	I/O6∟
G2	G3	g4	_{G5}	G6	_{G7}	G8	^{G9}	G10	G11	G12	g13	G14	G15	G16
NC	I/O12L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O5L	NC	NC
h2	нз	h4	^{H5}	H6	^{H7}	H8	^{H9}	H10	^{H11}	^{H12}	h13	H14	H15	h16
I/O12R	NC	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	NC	NC	I/O5r
j2	j3	j4	_{J5}	_{J6}	J7	_{J8}	_{J9}	J10	J11	J12	j13	j14	J15	J16
I/O14r	I/O13r	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O4r	I/Oзr	I∕O4∟
к2	кз	k4	к ₅	к ₆	кт	ка	к9	к ₁₀	K11	к12	k13	к14	к15	к16
NC	I/O14L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	NC	NC	І/Оз∟
L2	l3	l4	l5	L6	L7	L8	L9	L10	L11	l12	l13	l14	L15	l16
NC	I/O15R	Vddqr	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O2l	NC	I/O2r
m2	^{мз}	m4	m5	^{M6}	м7	^{M8}	^{M9}	^{M10}	M11	^{M12}	m13	^{M14}	м15	^{м16}
I/O16L	NC	Vddqr	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddql	I/O1r	І/О1∟	NC
n2	N3	n4	n5	n6	n7	n8	n9	n10	n11	n12	N13	N14	n15	N16
I/O17r	NC	Vdd	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vdd	NC	I/Oor	NC
p2	^{РЗ}	P4	P5	P6	P7	P8	P9	^{p10}	^{P11}	P12	Р13	P14	P15	p16
I/O17L	TMS	A16R	A13R	A10R	A7R	NC	LBr	SEMr	BUSYr	A6R	Азк	NC	NC	I/Ool
R2	^{R3}	R4	R5	R6	R7	r8	r9	^{R10}	^{R11}	R12	R13	^{R14}	^{R15}	^{R16}
NC	TRST	NC	A15R	A12R	A9R	UBr	CE0r	R/WR	M/S	A4R	A1R	OPTr	NC	NC
T2	тз	T4	t5	t6	t7	T8	^{T9}	T10	t11	T12	T13	T14	^{T15}	T16
TCK	NC	A17R	A14r	A11r	A8r	NC	CE1R	OER	INTr	A5R	A2R	A0R	NC	NC
	TDI ^{B2} NC ^{C2} ^{J/O9L} ^{D2} ^{J/O9R} ^{E2} ^{I/O10L} ^{F2} NC ^{G2} NC ^{H2} ^{J/O10L} ^{F2} NC ^{M2} ^{J/O17R} ^{N2} ^{J/O17R} ^{P2} ^{I/O17L} ^{R2} NC ^{T2}	TDI NC B2 B3 TDO C2 C3 VSS D2 D3 NC E2 D3 NC F2 F3 NC F2 G3 I/O10L SAC F2 NC J/O12L H2 J3 I/O13R J/O14R J/O13R J/O13R K2 K3 I/O14L L2 K3 I/O15R M2 J/O16L M3 J/O17R NC P2 J71 P3 J/O17L P3 TRST R2 R3 TRST	TDI NC A17L B2 B3 TDO B4 C2 C3 C4 J/O9L D3 C4 D2 D3 C4 J/O9L D3 C4 J/O9L D3 C4 D2 D3 C4 J/O9L D3 C4 J/O9L D3 C4 J/O9L D3 C4 J/O1D NC C4 J/O1A NC C4 J/O1AL F4 VDDQL G2 G3 G4 J/O1AL NC H4 J/O1AL NC H4 J/O1AL VDDQL K4 J/O1AL JODQL K4 J/O1AL JODQL K4 J/O1AL M3 K4 J/O1AL NA VDDQL M2 N3 N4 J/O17R NA VDDQL N2 N3 <td>TDI NC A17L A14L B2 B3 TDO B4 S A15L C2 C3 C4 C5 A13L D2 D3 C4 D5 VDDAL E2 F3 C4 VDD D5 I/O10L NC VDDAL E5 VDD F2 F3 C4 VDDAL E5 G2 G3 I/O12L VDDAL F5 I/O12R H3 C4 VDDAL F5 I/O14R I/O13R I4 VDDAL F5 I/O14R I/O14L VDDAL V5 VSS K2 K3 I/O15R K4 VDDAL V5 I/O14L M3 K4 VDDAR VDDA VDDA</td> <td>TDI NC A17L A14L A11L B2 B3 TDO B4 S A15L B6 A12L C2 C3 VSS C4 S A13L C6 A10L D2 D3 VSS C4 S A13L C6 A10L D2 D3 D4 VDD D5 Q0QL C4 VDD D6 VDD P2 D3 NC P4 VDD D5 Q0QL C4 D5 VDQL C4 VDD P4 D5 VDQL C4 D4 VDD C4 VDD P4 VDD C4 VD C4 VD C4 VD C4 VS C4 VS C4 VS C4 VS VS C4 VS VS<td>TDI NC A17L A14L A11L A8L B2 B3 TDO B4 SA15L B6 A12L A9L C2 C3 C4 A16L C5 G4 A10L C7 D2 D3 VSS C4 A16L C4 A13L D6 D7 D2 D3 NC P4 VDD D5 D6 D7 D0 D7 D2 D3 NC P4 D5 D6 D0 D7 D7<</td><td>TDI NC A17L A14L A11L A8L NC B2 B3 TDO NC S15L B6 A12L S7L B8 C2 C3 C4 C5 A16L C4 C5 A10L C7 C8 D2 D3 C4 D5 D6 D7 D8 D9 I/O9R NC VDD D5 D6 D7 D8 D9 I/O9R NC VDD D5 D6 D7 D8 D9 I/O10L SNC E4 D5 D6 VDD FVSS F8 VSS F2 F3 I/O11R F4 D9 FVD FVSS F7 S8 VSS G2 G3 I/O12L F4 D5 F0 S5 F7 S5 F8 VSS J2 I/O14R VDDQR VSS J7 VSS J8 VSS J/O14R</td><td>TDI NC A17L A14L A11L A8L NC CE1L B2 TDO NC A15L B6 A12L A9L B8 B9 CE0L C2 C3 VSS A16L C5 A10L C7 C8 C9 CE0L D2 D3 D4 D5 D6 D7 D8 D9 VDDQL P/O9R NC VDD VDD VDDQL VDDQL D7 D8 D9 VDDQL P/O10L NC VDD VDD VDDQL VDDQL VDDQ VDDQL S0 S0</td><td>TDI NC A17L A14L A11L A8L NC CE1L OEL B2 NC TDO NC B4 NC C3 C4 C5 C4 C7 C8 C9 C10 SEM D2 VSS C4 A13L C4 C10 C7 C8 C9 C10 SEM D2 VSS C4 A16L C5 C4 D5 C4 D5 C4 D5 C4 D5 C4 D5 D4 D5 D5 D6 D7 D8 D9 D10 VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ D5 D5</td><td>TDI NC A17L A14L A11L A8L NC CE1L OEL INTL B2 NC TDO NC S1 S1 S4 S7 B8 DE PCE0 R/WL B11 I/OsL VSS C3 C4 S16 C6 A10L C7 A7L S0 C9 C10 C11 I/OsR D3 D4 D5 D6 D7 D8 D9 D10 D11 I/OsR RAC VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ D5 D6 D7 D8 D9 VDDQ VDQ VDQ</td><td>TDI NC A17L A14L A11L A8L NC CE1L OEL ITL A8L B2 B3 B4 R B5 A15L B6 17L R B8 B8 B0 R B10 R/W B10 B10 R/W B10 B1 B1<td>TDI NC A17L A14L A11L A8L NC CE1L OEL INTL A5L A2L B2 B3 B4 B5 A15L A12L A9L BB B9 B10 B10 B11 B12 B13 A1L C2 C3 C4 C5 A16L A1L A1L A7L C8 C9 C10 C11 B12 A1L A1L C2 C3 C4 A16L A1L A1L</td><td>TDI NC A17. A14. A11. A8. NC CE1. OEL INTL A5. A2. A0. B2 B3 TDO NC B4. B5 A15. B4 C A9. B8 B7 B10 R/W. B11 C B13. B14. NC C2 VS. C4 C5 A13. C4 C4 A10. C4 C4</td><td>TDI NC A17L A14L A11L A8L NC CE11 OEL INT A5L A2L A0L NC B2 TDO R</td></td></td>	TDI NC A17L A14L B2 B3 TDO B4 S A15L C2 C3 C4 C5 A13L D2 D3 C4 D5 VDDAL E2 F3 C4 VDD D5 I/O10L NC VDDAL E5 VDD F2 F3 C4 VDDAL E5 G2 G3 I/O12L VDDAL F5 I/O12R H3 C4 VDDAL F5 I/O14R I/O13R I4 VDDAL F5 I/O14R I/O14L VDDAL V5 VSS K2 K3 I/O15R K4 VDDAL V5 I/O14L M3 K4 VDDAR VDDA VDDA	TDI NC A17L A14L A11L B2 B3 TDO B4 S A15L B6 A12L C2 C3 VSS C4 S A13L C6 A10L D2 D3 VSS C4 S A13L C6 A10L D2 D3 D4 VDD D5 Q0QL C4 VDD D6 VDD P2 D3 NC P4 VDD D5 Q0QL C4 D5 VDQL C4 VDD P4 D5 VDQL C4 D4 VDD C4 VDD P4 VDD C4 VD C4 VD C4 VD C4 VS C4 VS C4 VS C4 VS VS C4 VS VS <td>TDI NC A17L A14L A11L A8L B2 B3 TDO B4 SA15L B6 A12L A9L C2 C3 C4 A16L C5 G4 A10L C7 D2 D3 VSS C4 A16L C4 A13L D6 D7 D2 D3 NC P4 VDD D5 D6 D7 D0 D7 D2 D3 NC P4 D5 D6 D0 D7 D7<</td> <td>TDI NC A17L A14L A11L A8L NC B2 B3 TDO NC S15L B6 A12L S7L B8 C2 C3 C4 C5 A16L C4 C5 A10L C7 C8 D2 D3 C4 D5 D6 D7 D8 D9 I/O9R NC VDD D5 D6 D7 D8 D9 I/O9R NC VDD D5 D6 D7 D8 D9 I/O10L SNC E4 D5 D6 VDD FVSS F8 VSS F2 F3 I/O11R F4 D9 FVD FVSS F7 S8 VSS G2 G3 I/O12L F4 D5 F0 S5 F7 S5 F8 VSS J2 I/O14R VDDQR VSS J7 VSS J8 VSS J/O14R</td> <td>TDI NC A17L A14L A11L A8L NC CE1L B2 TDO NC A15L B6 A12L A9L B8 B9 CE0L C2 C3 VSS A16L C5 A10L C7 C8 C9 CE0L D2 D3 D4 D5 D6 D7 D8 D9 VDDQL P/O9R NC VDD VDD VDDQL VDDQL D7 D8 D9 VDDQL P/O10L NC VDD VDD VDDQL VDDQL VDDQ VDDQL S0 S0</td> <td>TDI NC A17L A14L A11L A8L NC CE1L OEL B2 NC TDO NC B4 NC C3 C4 C5 C4 C7 C8 C9 C10 SEM D2 VSS C4 A13L C4 C10 C7 C8 C9 C10 SEM D2 VSS C4 A16L C5 C4 D5 C4 D5 C4 D5 C4 D5 C4 D5 D4 D5 D5 D6 D7 D8 D9 D10 VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ D5 D5</td> <td>TDI NC A17L A14L A11L A8L NC CE1L OEL INTL B2 NC TDO NC S1 S1 S4 S7 B8 DE PCE0 R/WL B11 I/OsL VSS C3 C4 S16 C6 A10L C7 A7L S0 C9 C10 C11 I/OsR D3 D4 D5 D6 D7 D8 D9 D10 D11 I/OsR RAC VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ D5 D6 D7 D8 D9 VDDQ VDQ VDQ</td> <td>TDI NC A17L A14L A11L A8L NC CE1L OEL ITL A8L B2 B3 B4 R B5 A15L B6 17L R B8 B8 B0 R B10 R/W B10 B10 R/W B10 B1 B1<td>TDI NC A17L A14L A11L A8L NC CE1L OEL INTL A5L A2L B2 B3 B4 B5 A15L A12L A9L BB B9 B10 B10 B11 B12 B13 A1L C2 C3 C4 C5 A16L A1L A1L A7L C8 C9 C10 C11 B12 A1L A1L C2 C3 C4 A16L A1L A1L</td><td>TDI NC A17. A14. A11. A8. NC CE1. OEL INTL A5. A2. A0. B2 B3 TDO NC B4. B5 A15. B4 C A9. B8 B7 B10 R/W. B11 C B13. B14. NC C2 VS. C4 C5 A13. C4 C4 A10. C4 C4</td><td>TDI NC A17L A14L A11L A8L NC CE11 OEL INT A5L A2L A0L NC B2 TDO R</td></td>	TDI NC A17L A14L A11L A8L B2 B3 TDO B4 SA15L B6 A12L A9L C2 C3 C4 A16L C5 G4 A10L C7 D2 D3 VSS C4 A16L C4 A13L D6 D7 D2 D3 NC P4 VDD D5 D6 D7 D0 D7 D2 D3 NC P4 D5 D6 D0 D7 D7<	TDI NC A17L A14L A11L A8L NC B2 B3 TDO NC S15L B6 A12L S7L B8 C2 C3 C4 C5 A16L C4 C5 A10L C7 C8 D2 D3 C4 D5 D6 D7 D8 D9 I/O9R NC VDD D5 D6 D7 D8 D9 I/O9R NC VDD D5 D6 D7 D8 D9 I/O10L SNC E4 D5 D6 VDD FVSS F8 VSS F2 F3 I/O11R F4 D9 FVD FVSS F7 S8 VSS G2 G3 I/O12L F4 D5 F0 S5 F7 S5 F8 VSS J2 I/O14R VDDQR VSS J7 VSS J8 VSS J/O14R	TDI NC A17L A14L A11L A8L NC CE1L B2 TDO NC A15L B6 A12L A9L B8 B9 CE0L C2 C3 VSS A16L C5 A10L C7 C8 C9 CE0L D2 D3 D4 D5 D6 D7 D8 D9 VDDQL P/O9R NC VDD VDD VDDQL VDDQL D7 D8 D9 VDDQL P/O10L NC VDD VDD VDDQL VDDQL VDDQ VDDQL S0 S0	TDI NC A17L A14L A11L A8L NC CE1L OEL B2 NC TDO NC B4 NC C3 C4 C5 C4 C7 C8 C9 C10 SEM D2 VSS C4 A13L C4 C10 C7 C8 C9 C10 SEM D2 VSS C4 A16L C5 C4 D5 C4 D5 C4 D5 C4 D5 C4 D5 D4 D5 D5 D6 D7 D8 D9 D10 VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ D5 D5	TDI NC A17L A14L A11L A8L NC CE1L OEL INTL B2 NC TDO NC S1 S1 S4 S7 B8 DE PCE0 R/WL B11 I/OsL VSS C3 C4 S16 C6 A10L C7 A7L S0 C9 C10 C11 I/OsR D3 D4 D5 D6 D7 D8 D9 D10 D11 I/OsR RAC VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ D5 D6 D7 D8 D9 VDDQ VDQ VDQ	TDI NC A17L A14L A11L A8L NC CE1L OEL ITL A8L B2 B3 B4 R B5 A15L B6 17L R B8 B8 B0 R B10 R/W B10 B10 R/W B10 B1 B1 <td>TDI NC A17L A14L A11L A8L NC CE1L OEL INTL A5L A2L B2 B3 B4 B5 A15L A12L A9L BB B9 B10 B10 B11 B12 B13 A1L C2 C3 C4 C5 A16L A1L A1L A7L C8 C9 C10 C11 B12 A1L A1L C2 C3 C4 A16L A1L A1L</td> <td>TDI NC A17. A14. A11. A8. NC CE1. OEL INTL A5. A2. A0. B2 B3 TDO NC B4. B5 A15. B4 C A9. B8 B7 B10 R/W. B11 C B13. B14. NC C2 VS. C4 C5 A13. C4 C4 A10. C4 C4</td> <td>TDI NC A17L A14L A11L A8L NC CE11 OEL INT A5L A2L A0L NC B2 TDO R</td>	TDI NC A17L A14L A11L A8L NC CE1L OEL INTL A5L A2L B2 B3 B4 B5 A15L A12L A9L BB B9 B10 B10 B11 B12 B13 A1L C2 C3 C4 C5 A16L A1L A1L A7L C8 C9 C10 C11 B12 A1L A1L C2 C3 C4 A16L A1L A1L	TDI NC A17. A14. A11. A8. NC CE1. OEL INTL A5. A2. A0. B2 B3 TDO NC B4. B5 A15. B4 C A9. B8 B7 B10 R/W. B11 C B13. B14. NC C2 VS. C4 C5 A13. C4 C4 A10. C4 C4	TDI NC A17L A14L A11L A8L NC CE11 OEL INT A5L A2L A0L NC B2 TDO R

NOTES:

1. All VDD pins must be connected to 3.3V power supply.

2. All VDDo pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).

- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

5622 drw 02c

Pin Names

Left Port	Right Port	Names
CE0L, CE1L	\overline{CE}_{0R} , CE1R	Chip Enables
R/WL	R/Wr	Read/Write Enable
ŌĒL	ŌĒR	Output Enable
Aol - A17l	Aor - A17r	Address
1/Ool - 1/O17L	1/00r - 1/017r	Data Input/Output
SEM∟	SEM R	Semaphore Enable
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
ŪBL	ŪBR	Upper Byte Select
LBL	LB R	Lower Byte Select
VDDQL	Vddqr	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾
OPTL	OPTr	Option for selecting $VDDDX^{(1,2)}$
Ν	NS	Master or Slave Select
V	DD	Power (3.3V) ⁽¹⁾
V	'SS	Ground (0V)
1	DI	Test Data Input
Т	DO	Test Data Output
Ţ	СК	Test Logic Clock (10MHz)
П	MS	Test Mode Select
ALL I	RST	Reset (Initialize TAP Controller)

5622 tbl 01

Industrial and Commercial Temperature Ranges

- VDD, OPTx, and VDDox must be set to appropriate operating levels prior to applying inputs on I/Ox.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDox must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and controls will operate at 2.5V levels and VDDox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.

Industrial and Commercial Temperature Ranges

Truth Table I—Read/Write and Enable Control⁽¹⁾

ŌĒ	SEM	ĒĒ₀	CE1	ŪB	LB	R/W	Byte 1 I/O9-17	Byte 0 I/O0-8	MODE
Х	Н	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
Х	Н	Х	L	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
Х	Н	L	Н	Н	Н	Х	High-Z	High-Z	Both Bytes Deselected
Х	Н	L	Н	Н	L	L	High-Z	Din	Write to Byte 0 Only
Х	Н	L	Н	L	Н	L	Din	High-Z	Write to Byte 1 Only
Х	Н	L	Н	L	L	L	Din	Din	Write to Both Bytes
L	Н	L	Н	Н	L	Н	High-Z	Dout	Read Byte 0 Only
L	Н	L	Н	L	Н	Н	Dout	High-Z	Read Byte 1 Only
L	Н	L	Н	L	L	Н	Dout	Dout	Read Both Bytes
Н	Н	L	Н	L	L	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

5622 tbl 02

Truth Table II - Semaphore Read/Write Control⁽¹⁾

		Inp	uts ⁽¹⁾			Out	puts	
Ē	R/W	ŌĒ	ŪB	LB	SEM	I/O 1-17	I/Oo	Mode
Н	Н	L	L	L	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag ⁽³⁾
Н	↑	Х	Х	L	L	Х	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	Х	Х	L			Not Allowed
NOTE.							-	5622 tbl 03

NOTE:

1. There are eight semaphore flags written to I/Oo and read from all the I/Os (I/Oo-I/O17). These eight semaphore flags are addressed by Ao-A2.

2. $\overline{CE} = L$ occurs when $\overline{CE}_0 = V_{IL}$ and $CE_1 = V_{IH}$.

3. Each byte is controlled by the respective \overline{UB} and \overline{LB} . To read data \overline{UB} and/or \overline{LB} = VIL.

Industrial and Commercial Temperature Ranges

5622 tbl 06

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 150mV
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 150mV

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Tbias	Temperature Under Bias	-55 to +125	٥C
Тѕтс	Storage Temperature	-65 to +150	٥C
Іоит	DC Output Current	50	mA
NOTEO			5622 tbl 05

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

 VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VDD + 150mV.

Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, F = 1.0MHz) TQFP ONLY$

Symbol	Parameter	Conditions ⁽²⁾	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	8	рF
Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10.5	pF
				5622 tbl 08

NOTES:

- 1. These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	V
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	V
Vss	Ground	0	0	0	۷
Vін	Input High Voltage ⁽³⁾ (Address & Control Inputs)	1.7	_	Vddq + 100mV ⁽²⁾	V
ViH	Input High Voltage - I/O ⁽³⁾	1.7	—	$V_{DDQ} + 100 mV^{(2)}$	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.7	V

NOTES:

5622 tbl 04

1. VIL \geq -1.5V for pulse width less than 10 ns.

2. VTERM must not exceed VDDQ + 100mV.

 To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (0V), and VDDOX for that port must be supplied as indicated above.

Recommended DC Operating Conditions with VDDQ at 3.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.15	3.3	3.45	۷
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	۷
Vss	Ground	0	0	0	۷
Vih	Input High Voltage (Address & Control Inputs) ⁽³⁾	2.0		Vddq + 150mV ⁽²⁾	V
Vih	Input High Voltage - I/O ⁽³⁾	2.0		$V_{DDQ} + 150 mV^{(2)}$	۷
VIL	Input Low Voltage	-0.3(1)		0.8	۷
NOTEO				5	622 tbl 07

NOTES:

2. VTERM must not exceed VDDQ + 150mV.

 To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIH (3.3V), and VDDOX for that port must be supplied as indicated above.

^{1.} VIL \geq -1.5V for pulse width less than 10 ns.

Industrial and Commercial Temperature Ranges

5622 tbl 09

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($VDD = 3.3V \pm 150mV$)

			70V	631S	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current ⁽¹⁾	$V_{DDQ} = Max., V_{IN} = 0V$ to V_{DDQ}	_	10	μA
ILO	Output Leakage Current	$\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{DDQ}$	-	10	μA
Vol (3.3V)	Output Low Voltage ⁽²⁾	IOL = +4mA, $VDDQ = Min$.	_	0.4	V
Voн (3.3V)	Output High Voltage ⁽²⁾	IOH = -4mA, VDDQ = Min.	2.4	1	V
Vol (2.5V)	Output Low Voltage ⁽²⁾	IOL = +2mA, $VDDQ = Min$.		0.4	V
Voн (2.5V)	Output High Voltage ⁽²⁾	IOH = -2mA, VDDQ = Min.	2.0	_	V

NOTE:

1. At VDD \leq - 2.0V input leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ (VDD = $3.3V \pm 150$ mV)

						31S10 Only	Co	31S12 m'l Ind		31S15 m'l	
ymbol	Parameter	Test Condition	Versio	on	Тур. ⁽⁴⁾	Max.	Тур. ⁽⁴⁾	Мах.	Тур. ⁽⁴⁾	Мах.	Uni
IDD	Dynamic Operating Current (Both	CEL and CER= VIL, Outputs Disabled,	COM'L	S	340	500	315	465	300	440	m/
	Ports Active)	$f = fMAX^{(1)}$	IND	S			365	515			
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L = \overline{CE}R = VIH$ f = fMAX ⁽¹⁾	COM'L	S	115	165	90	125	75	100	m
	Level Inputs)	T = IMAX''		S		_	115	150			
ISB2	Standby Current (One Port - TTL		COM'L	S	225	340	200	325	175	315	m
	Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	S			225	365			
ISB3	Full Standby Current (Both Ports - CMOS	Both Ports CEL and CER <u>></u> VDDQ - 0.2V,	COM'L	S	3	15	3	15	3	15	m
	Level Inputs)	Vin \geq VDDQ - 0.2V or Vin \leq 0.2V, f = $0^{(2)}$	IND	S			6	15			
ISB4	Full Standby Current (One Port - CMOS $\overline{CE}^*A^* \leq 0.2V$ and $\overline{CE}^*B^* \geq VDDQ - 0.2V^{(5)}$		COM'L	S	220	335	195	320	170	310	m
		$\label{eq:VIN_viscous} \begin{split} &VIN \geq VDDQ - 0.2V \text{ or } VIN \leq 0.2V, \\ &Active Port, Outputs Disabled, \\ &f = fMAX^{(1)} \end{split}$	IND	S			220	360			

NOTES:

1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

2. f = 0 means no address or control lines change. Applies only to input at CMOS level standby.


3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).

5. $\overline{CE}x = VIL$ means $\overline{CE}ox = VIL$ and CE1x = VIH

 $\overline{CE}x = VIH$ means $\overline{CE}ox = VIH$ or CE1x = VIL

- $\overline{CE}x \le 0.2V$ means $\overline{CE}ox \le 0.2V$ and $CE_{1X} \ge V_{DDQ} 0.2V$
- $\overline{\text{CE}}\text{x} \geq \text{V}\text{DDQ}$ 0.2V means $\overline{\text{CE}}\text{ox} \geq \text{V}\text{DDQ}$ 0.2V or CE1x 0.2V
- "X" represents "L" for left port or "R" for right port.



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁵⁾

		70V631S10 Com'l Only		70V631S12 Com'l & Ind		70V631S15 Com'l		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	10	_	12		15		ns
taa	Address Access Time	-	10	_	12	_	15	ns
T ACE	Chip Enable Access Time ⁽³⁾	-	10		12		15	ns
T ABE	Byte Enable Access Time ⁽³⁾	-	5	_	6	_	7	ns
taoe	Output Enable Access Time	-	5		6		7	ns
toн	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time ^(1,2)	0	_	0		0		ns
tHZ	Output High-Z Time ^(1,2)	0	4	0	6	0	8	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	_	0	-	0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		10		10		15	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)		4		6		8	ns
t SAA	Semaphore Address Access Time	3	10	3	12	3	20	ns

5622 tbl 12

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

		70V631S10 Com'l Only		70V631S12 Com'l & Ind		70V631S15 Com'l		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Max.	Unit
WRITE CYCLE	- -	-						
twc	Write Cycle Time	10	—	12		15	—	ns
tew	Chip Enable to End-of-Write ⁽³⁾	8	_	10	_	12	_	ns
taw	Address Valid to End-of-Write	8	—	10	_	12	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	8	_	10	_	12	_	ns
twr	Write Recovery Time	0	_	0		0	_	ns
tow	Data Valid to End-of-Write	6	—	8	_	10	_	ns
tDH	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	4	_	4	_	4	ns
tow	Output Active from End-of-Write ^(1,2,4)	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	—	5		5		ns
tsps	SEM Flag Contention Window	5		5		5	_	ns
	·	-	-	-	-	-	-	5622 tbl 13

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranted by device characterization, but is not production tested.

3. To access RAM, CE = VIL and SEM = VIH. To access semaphore, CE = VIH and SEM = VIL. Either condition must be valid for the entire tew time.

4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.

5. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 5 for details.

Industrial and Commercial Temperature Ranges



Waveform of Read Cycles⁽⁵⁾

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} or \overline{UB} .


2. Timing depends on which signal is de-asserted first CE, OE, LB or UB.

3. tepp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.


4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.

5. $\overline{\text{SEM}} = \text{VIH}.$


Timing of Power-Up Power-Down



Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)




Timing Waveform of Write Cycle No. 2, CE Controlled Timing^(1,5)



- 1. R/\overline{W} or \overline{CE} or $\overline{BEn} = V_{IH}$ during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{CE} = ViL and a R/W = ViL for memory array writing cycle.
- 3. twr is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If $\overline{OE} = V_{IL}$ during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{OE} = V_{IH}$ during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = VIL$ and $\overline{SEM} = VIH$. To access semaphore, $\overline{CE} = VIH$ and $\overline{SEM} = VIL$. tew must be met for either condition.


Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾



NOTES:

- 1. $\overline{CE} = V_{IH}$ or \overline{UB} and $\overline{LB} = V_{IH}$ for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table). Refer also to Truth Table II for appropriate $\overline{UB}/\overline{LB}$ controls.
- 2. "DATAOUT VALID" represents all I/O's (I/Oo I/O17) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



- 1. DOR = DOL = VIL, $\overline{CE}L = \overline{CE}R = VIH$. Refer also to Truth Table II for appropriate $\overline{UB}/\overline{LB}$ controls.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
- 3. This parameter is measured from R/W A" or SEM B going HIGH to R/W B" or SEM B" going HIGH.
- 4. If tsp's is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

Sumbol	Daramatar		70V631S10 Com'l Only		31S12 m'l Ind	70V631S15 Com'l		Unit	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.		
BUSY TIMING (M/S=VIH)									
tbaa	BUSY Access Time from Address Match		10		12		15	ns	
tBDA	BUSY Disable Time from Address Not Matched		10		12		15	ns	
tBAC	BUSY Access Time from Chip Enable Low		10		12		15	ns	
tBDC	BUSY Disable Time from Chip Enable High		10		12		15	ns	
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		5		ns	
tBDD	BUSY Disable to Valid Data ⁽³⁾		10		12		15	ns	
twн	Write Hold After BUSY ⁽⁵⁾	8		10		12		ns	
BUSY TIMING	(M/S=VIL)								
twв	BUSY Input to Write ⁽⁴⁾	0		0		0	_	ns	
twн	Write Hold After BUSY ⁽⁵⁾	8		10		12		ns	
PORT-TO-POR	RT DELAY TIMING				-				
twdd	Write Pulse to Data Delay ⁽¹⁾		22		25		30	ns	
todd	Write Data Valid to Read Data Delay ⁽¹⁾		20		22		25	ns	
		•	•	•		•	•	5622 tbl 14	

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY (M/S = VIH)".


2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of the Max. spec, twDD - twp (actual), or tDDD - tow (actual).

4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".


Timing Waveform of Write with Port-to-Port Read and $\overline{\text{BUSY}}$ (M/ $\overline{\text{S}}$ = VIH)^(2,4,5)



NOTES:


- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = V_{IL}$ (SLAVE).
- $2. \quad \overline{CE}_L = \overline{CE}_R = VIL.$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = V_{IL}$ (slave), \overline{BUSY} is an input. Then for this example $\overline{BUSY}^*A^* = V_{IH}$ and \overline{BUSY}^*B^* input is shown above.
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Timing Waveform of Write with **BUSY** (M/S = VIL)




- 1. twh must be met for both $\overline{\text{BUSY}}$ input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
- 3. twb is only for the 'slave' version.

Waveform of **BUSY** Arbitration Controlled by \overline{CE} Timing (M/ \overline{S} = VIH)⁽¹⁾



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing $(M/S = VIH)^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


2. If tAPS is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

			31S10 'I Only	Co	31S12 om'l Ind		31S15 om'l	
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
INTERRUPT T	INTERRUPT TIMING							
tas	Address Set-up Time	0	_	0		0		ns
twr	Write Recovery Time	0	-	0		0		ns
tins	Interrupt Set Time	I	10		12	_	15	ns
tinr	Interrupt Reset Time	_	10		12	_	15	ns

Industrial and Commercial Temperature Ranges

Waveform of Interrupt Timing⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. Refer to Interrupt Truth Table.

- 3. Timing depends on which enable signal (\overline{CE} or \overline{RW}) is asserted last. 4. Timing depends on which enable signal (\overline{CE} or \overline{RW}) is de-asserted first.

		Left Port			Right Port					
R/₩L	Ē		A17L-A0L	ĪNTL	R/WR	CER		A17R-A0R	ĪNTR	Function
L	L	Х	3FFFF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FFFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	3FFFE	Х	Set Left INTL Flag
Х	L	L	3FFFE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

Truth Table III — Interrupt Flag^(1,4)

NOTES:

1. Assumes $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = VIH$.

2. If $\overline{\text{BUSY}}L = VIL$, then no change.

3. If $\overline{\text{BUSY}}_{R} = V_{IL}$, then no change.

4. INTL and INTR must be initialized at power-up.

Truth Table IV — Address **BUSY** Arbitration

	Inputs			puts	
ĒĒ∟	ĊĒR	Aol-A17l Aor-A17r	BUS YL ⁽¹⁾	BUSY R ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

5622 tbl 17

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V631 are push-pull, not open drain outputs. On slaves the BUSY input internally inhibits writes.

 "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	Do - D17 Left	Do - D17 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V631.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O17). These eight semaphores are addressed by Ao - A2.

3. $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V631 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V631 has an automatic power down feature controlled by \overline{CE} . The \overline{CE}_0 and CE_1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = HIGH$). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{INT}L$) is asserted when the right port writes to memory location

3FFFE (HEX), where a write is defined as $\overline{CER} = R/\overline{WR} = VIL$ per the Truth Table. The left port clears the interrupt through access of address location 3FFFE when $\overline{CEL} = \overline{OEL} = VIL$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to memory location 3FFFF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 3FFFF. The message (18 bits) at 3FFFE or 3FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFFE and 3FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Industrial and Commercial Temperature Ranges

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{\text{BUSY}}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{\text{BUSY}}$ outputs together and use any $\overline{\text{BUSY}}$ indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of $\overline{\text{BUSY}}$ logic is not desirable, the $\overline{\text{BUSY}}$ logic can be disabled by placing the part in slave mode with the M/\overline{S} pin. Once in slave mode the $\overline{\text{BUSY}}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{\text{BUSY}}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The BUSY outputs on the IDT70V631 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V631 RAMs.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V631 RAM array in width while using $\overline{\text{BUSY}}$ logic, one master part is used to decide which side of the RAMs array will receive a $\overline{\text{BUSY}}$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the $\overline{\text{BUSY}}$ signal as a write inhibit signal. Thus on the IDT70V631 RAM the $\overline{\text{BUSY}}$ pin is an output if the part is used as a master (M/S pin = VIH), and the $\overline{\text{BUSY}}$ pin is an input if the part used as a slave (M/S pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{\text{BUSY}}$ on one side of the array and another master indicating $\overline{\text{BUSY}}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration on a master is based on the chip enable and

address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with the R/ $\overline{\text{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V631 is an extremely fast Dual-Port 256K x 18 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by CE, the Dual-Port RAM enable, and SEM, the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected.

Systems which can best use the IDT70V631 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V631s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V631 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then

IDT70V631S

High-Speed 3.3V 256K x 18 Asynchronous Dual-Port Static RAM

verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinguished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.


The eight semaphore flags reside within the IDT70V631 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{CE} , R/\overline{W} and $\overline{LB}/\overline{UB}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins Ao – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore, byte select (SEM, LB/UB) and output enable (OE) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change. However, during reads LB and UB function only as an output for semaphore. They do not have any influence on the semaphore control logic.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will



continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.


The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Industrial and Commercial Temperature Ranges

JTAG Timing Specifications



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

Symbol	Parameter	Min.	Мах.	Units
tucyc	JTAG Clock Input Period	100		ns
tлсн	JTAG Clock HIGH	40		ns
tic.	JTAG Clock Low	40		ns
UR	JTAG Clock Rise Time		3(1)	ns
UF	JTAG Clock Fall Time		3(1)	ns
U RST	JTAG Reset	50		ns
turs r	JTAG Reset Recovery	50		ns
ticd	JTAG Data Output		25	ns
tudc	JTAG Data Output Hold	0		ns
tıs	JTAG Setup	15		ns
tн	JTAG Hold	15		ns

JTAG AC Electrical Characteristics^(1,2,3,4)

NOTES:

1. Guaranteed by design.

2. 30pF loading on external output signals.

3. Refer to AC Electrical Test Conditions stated earlier in this document.

4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

Industrial and Commercial Temperature Ranges

Identification Register Definitions

Instruction Field	Value	Description			
evision Number (31:28) 0x0		Reserved for version number			
IDT Device ID (27:12)	0x304	Defines IDT part number			
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT			
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register			

5622 tbl 20

5622 tbl 22

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5622 tbl 21

System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

NOTES:

1. Device outputs = All device outputs except TDO.


2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

IDT70V631S

High-Speed 3.3V 256K x 18 Asynchronous Dual-Port Static RAM

Ordering Information



NOTES:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

2. Green parts available for specific speeds, packages and powers contact your local sales office.

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Datasheet Document History:

06/01/00:	Initial Public Offering
08/07/00:	Page 6, 13 & 20 Inserted additional LB and UB information
06/20/01:	Page 1 Added JTAG information for TQFP package
	Page 14 Increased BUSY TIMING parameters tBDA, tBAC, tBDC and tBDD for all speeds
	Page 21 Changed maximum value for JTAG AC Electrical Characteristics for tJcD from 20ns to 25ns
08/08/01:	Page 3 Corrected pin 4 designation error from A17R to A17L on PK-128 pinout
10/01/03:	Removed Preliminary status
	Page 2, 3 & 4 Added date revision for pin configurations
	Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics Tables
	Page 23 Removed I-temp 15ns speed from ordering information
	Added I-temp footnote to ordering information
	Page 1 & 23 Replaced ™ logo with [®] logo
07/25/08:	Page 8 Corrected a typo in the DC Chars table
01/29/09:	Page 23 Removed "IDT" from orderable part number
10/23/13:	Page 1 Added green availability to Features
	Page 23 Added green and T&R indicators to ordering information
12/15/17:	Product Discontinuation Notice - PDN# SP-17-02
	Last time buy expires June 15, 2018



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

 70V631S15BC8
 70V631S15BF8
 70V631S10BCG
 70V631S10BFG
 70V631S10PRF
 70V631S12BF18

 70V631S15PRF
 70V631S12BC
 70V631S12BF
 70V631S10BF
 70V631S10BC
 70V631S15BF
 70V631S15BF

 70V631S12BFGI
 70V631S12BC
 70V631S12BF
 70V631S12BF
 70V631S12BF
 70V631S12BF
 70V631S12BFI
 70V631S12BFE
 70V631S12BFI
 70V631S10BC8
 70V631S12BFI
 70V631S10BC8
 70V631S10BF8
 70V631S10BFG8
 70V631S10PRFG

 70V631S12BFGI8
 70V631S12PRFI
 70V631S10BC8
 70V631S10BF8
 70V631S10PRFG
 70V631S10PRFG

 70V631S15PRF8
 70V631S12BCI8
 70V631S12PRFI8
 70V631S10PRF8
 70V631S12BF8

 70V631S12PRF8
 70V631S12PRF18
 70V631S10PRF8
 70V631S12BC8
 70V631S12BF8



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331