

# NCP333

## 1.5 A Ultra-Small Controlled Load Switch with Auto-Discharge Path

### Description

The NCP333 are low  $R_{on}$  MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

Indeed, thanks to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC's on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output rail.

Proposed in a wide input voltage range from 1.2 V to 5.5 V, and a very small 0.76 x 0.76 mm WLCSP4, 0.4 pitch.

### Features

- 1.2 V – 5.5 V Operating Range
- 55 m $\Omega$  P MOSFET at 3.3 V
- DC Current up to 1.5 A
- Output Auto-Discharge
- Active High EN Pin
- WLCSP4 0.76 x 0.76 mm
- This Device is Pb-Free, Halogen Free/BFR Free and is RoHS Compliant

### Applications

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices




ON Semiconductor®

<http://onsemi.com>



WLCSP4  
FC SUFFIX  
CASE 567FJ

### PIN CONNECTIONS



### ORDERING INFORMATION

See detailed ordering and shipping information on page 10 of this data sheet.

## NCP333




Figure 1. Typical Application Circuit

Table 1. PIN FUNCTION DESCRIPTION

| Pin Name | Pin Number | Type   | Description                                                                                                                  |
|----------|------------|--------|------------------------------------------------------------------------------------------------------------------------------|
| IN       | A2         | POWER  | Load-switch input voltage; connect a 0.1 $\mu$ F or greater ceramic capacitor from IN to GND as close as possible to the IC. |
| GND      | B1         | POWER  | Ground connection.                                                                                                           |
| EN       | B2         | INPUT  | Enable input, logic high turns on power switch.                                                                              |
| OUT      | A1         | OUTPUT | Load-switch output; connect a 0.1 $\mu$ F ceramic capacitor from OUT to GND as close as possible to the IC is recommended.   |




Figure 2. Block Diagram

**Table 2. MAXIMUM RATINGS**

| Rating                                             | Symbol                    | Value         | Unit |
|----------------------------------------------------|---------------------------|---------------|------|
| IN, OUT, EN, Pins                                  | $V_{EN}, V_{IN}, V_{OUT}$ | -0.3 to + 7.0 | V    |
| From IN to OUT Pins: Input/Output                  | $V_{IN}, V_{OUT}$         | 0 to + 7.0    | V    |
| Human Body Model (HBM) ESD Rating are (Notes 1, 2) | ESD HBM                   | 4000          | V    |
| Machine Model (MM) ESD Rating are (Notes 1, 2)     | ESD MM                    | 200           | V    |
| Maximum Junction Temperature                       | $T_J$                     | -40 to +125   | °C   |
| Storage Temperature Range                          | $T_{STG}$                 | -40 to +150   | °C   |
| Moisture Sensitivity (Note 4)                      | MSL                       | Level 1       |      |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**Table 3. OPERATING CONDITIONS**

| Symbol          | Parameter                          | Conditions                  | Min | Typ  | Max | Unit |
|-----------------|------------------------------------|-----------------------------|-----|------|-----|------|
| $V_{IN}$        | Operational Power Supply           |                             | 1.2 |      | 5.5 | V    |
| $V_{EN}$        | Enable Voltage                     |                             | 0   |      | 5.5 | V    |
| $T_A$           | Ambient Temperature Range          |                             | -40 | 25   | +85 | °C   |
| $C_{IN}$        | Decoupling input capacitor         |                             | 0.1 |      |     | μF   |
| $C_{OUT}$       | Decoupling output capacitor        |                             | 0.1 |      |     | μF   |
| $R_{\theta JA}$ | Thermal Resistance Junction to Air | WLCSP package (Note 5)      |     | 150  |     | °C/W |
| $I_{OUT}$       | Maximum DC current                 |                             |     |      | 1.5 | A    |
| $I_{peak}$      | Maximum Peak current               | 1 ms                        |     |      | 2   | A    |
| $P_D$           | Power Dissipation Rating (Note 6)  | $T_A \leq 25^\circ\text{C}$ |     | 0.4  |     | W    |
|                 |                                    | $T_A = 85^\circ\text{C}$    |     | 0.16 |     | W    |

1. According to JEDEC standard JESD22-A108.
2. This device series contains ESD protection and passes the following tests:  
Human Body Model (HBM)  $\pm 2.0$  kV per JEDEC standard: JESD22-A114 for all pins.  
Machine Model (MM)  $\pm 200$  V per JEDEC standard: JESD22-A115 for all pins.
3. Latch up Current Maximum Rating:  $\pm 100$  mA per JEDEC standard: JESD78 class II.
4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.
5. The  $R_{\theta JA}$  is dependent of the PCB heat dissipation and thermal via.
6. The maximum power dissipation ( $P_D$ ) is given by the following formula:

$$P_D = \frac{T_{JMAX} - T_A}{R_{\theta JA}}$$

# NCP333

**Table 4. ELECTRICAL CHARACTERISTICS** Min & Max Limits apply for  $T_A$  between  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  for  $V_{IN}$  between 1.2 V to 5.5 V (Unless otherwise noted). Typical values are referenced to  $T_A = +25^{\circ}\text{C}$  and  $V_{IN} = 3.3\text{ V}$  (Unless otherwise noted).

| Symbol              | Parameter                                         | Conditions                                         |                                                           | Min | Typ | Max | Unit |
|---------------------|---------------------------------------------------|----------------------------------------------------|-----------------------------------------------------------|-----|-----|-----|------|
| POWER SWITCH        |                                                   |                                                    |                                                           |     |     |     |      |
| R <sub>DS(on)</sub> | Static drain-source on-state resistance, (Note 7) | V <sub>IN</sub> = 5.5 V, I <sub>OUT</sub> = 200 mA | T <sub>A</sub> = 25°C                                     |     | 45  | 55  | mΩ   |
|                     |                                                   | V <sub>IN</sub> = 3.3 V, I <sub>OUT</sub> = 200 mA | T <sub>A</sub> = 25°C                                     |     | 55  | 74  |      |
|                     |                                                   | V <sub>IN</sub> = 1.8 V, I <sub>OUT</sub> = 200 mA | T <sub>A</sub> = 25°C                                     |     | 90  | 125 |      |
|                     |                                                   |                                                    | T <sub>A</sub> = 85°C                                     |     |     | 135 |      |
|                     |                                                   | V <sub>IN</sub> = 1.2 V, I <sub>OUT</sub> = 200 mA | T <sub>A</sub> = 25°C                                     |     | 300 | 400 |      |
| R <sub>dis</sub>    | Output discharge path                             | V <sub>IN</sub> = 3.3 V                            | EN = low                                                  |     | 70  | 110 | Ω    |
| T <sub>R</sub>      | Output rise time (Note 8)                         | V <sub>IN</sub> = 3.6 V                            | C <sub>LOAD</sub> = 1 μF, R <sub>LOAD</sub> = 25 Ω        |     | 95  |     | μs   |
| T <sub>F</sub>      | Output fall time (Note 8)                         | V <sub>IN</sub> = 3.6 V                            | C <sub>LOAD</sub> = 1 μF, R <sub>LOAD</sub> = 5 Ω         |     | 11  |     | μs   |
|                     |                                                   |                                                    | C <sub>LOAD</sub> = 1 μF, R <sub>LOAD</sub> = 25 Ω        |     | 40  |     |      |
|                     |                                                   |                                                    | C <sub>LOAD</sub> = 1 μF, R <sub>LOAD</sub> = 100 Ω       |     | 94  |     |      |
| T <sub>on</sub>     | Turn on (Note 8)                                  | V <sub>IN</sub> = 3.6 V                            | C <sub>LOAD</sub> = 1 μF, R <sub>LOAD</sub> = 25 Ω        |     | 195 |     | μs   |
| T <sub>en</sub>     | Enable time                                       | V <sub>IN</sub> = 3.6 V                            | From EN low to high to V <sub>out</sub> = 10% of fully on |     | 100 |     | μs   |
| V <sub>IH</sub>     | High-level input voltage                          |                                                    |                                                           | 0.9 |     |     | V    |
| V <sub>IL</sub>     | Low-level input voltage                           |                                                    |                                                           |     |     | 0.5 | V    |
| EN <sub>pd</sub>    | EN pull down resistor                             |                                                    |                                                           |     | 5   |     | MΩ   |
| QUIESCENT CURRENT   |                                                   |                                                    |                                                           |     |     |     |      |
| I <sub>q</sub>      | Current consumption                               | V <sub>IN</sub> = 4.2 V, EN = low, No load         |                                                           |     |     | 1   | μA   |
|                     |                                                   | V <sub>IN</sub> = 4.2 V, EN = high, No load        |                                                           |     |     | 1   | μA   |

7. Guaranteed by design and characterization

8. Parameters are guaranteed for  $C_{LOAD}$  and  $R_{LOAD}$  connected to the OUT pin with respect to the ground

# NCP333

## TIMINGS




Figure 3. Enable, Rise and Fall Time

## TYPICAL CHARACTERISTICS




Figure 4.  $R_{DS(on)}$  ( $m\Omega$ ) vs.  $V_{IN}$  (V)  
( $I_{LOAD} = 100$  mA & Temp 25°C)

TYPICAL CHARACTERISTICS




Figure 5.  $R_{DS(on)}$  (mΩ) vs.  $I_{LOAD}$  (mA)




Figure 6.  $R_{DS(on)}$  (mΩ) vs. Temperature (°C) at  $I_{LOAD}$  100 mA




Figure 7.  $R_{DS(on)}$  (mΩ) vs. Temperature (°C) at  $I_{LOAD}$  1500 mA




Figure 8. Standby current vs. Temperature (°C) No Load




Figure 9. Standby current vs. Temperature (°C) Output Shorted to GND




Figure 10. Quiescent Current vs. Temperature (°C)

# NCP333




Figure 11. Enable Time and Rise Time




Figure 12. Disable Time and Fall Time

## FUNCTIONAL DESCRIPTION

### Overview

The NCP333 are a high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a wide range of battery from 1.2 V to 5.5 V.

### Enable Input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of  $V_{in}$  of 1.2 V and EN forced to high level.

### Auto Discharge

NMOS FET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level, and  $V_{in} > 1.2$  V.

In order to limit the current across the internal discharge Nmosfet, the typical value is set at 70  $\Omega$ .

### Soft Start

Each part has a gate soft start control ( $t_r$ ) in order to limit voltage ring when part is enable on a load.

### Cin and Cout Capacitors

IN and OUT, 0.1  $\mu$ F, at least, capacitors must be placed as close as possible the part for stability improvement.

## APPLICATION INFORMATION

### Power Dissipation

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

- $P_D = R_{DS(on)} \times (I_{OUT})^2$

$P_D$  = Power dissipation (W)

$R_{DS(on)}$  = Power MOSFET on resistance ( $\Omega$ )

$I_{OUT}$  = Output current (A)

- $T_J = P_D \times R_{\theta JA} + T_A$


$T_J$  = Junction temperature ( $^{\circ}$ C)

$R_{\theta JA}$  = Package thermal resistance ( $^{\circ}$ C/W)

$T_A$  = Ambient temperature ( $^{\circ}$ C)

### PCB Recommendations

The NCP333 integrates an up to 1.5 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the  $R_{\theta JA}$  of the package can be decreased, allowing higher power dissipation.



**Figure 13. Routing Example: 2 oz, 4 Layers with Vias across 2 Internal Innings**

Example of application definition.

$$T_J - T_A = R_{\theta JA} \times P_D = R_{\theta JA} \times R_{DS(on)} \times I^2$$

$T_J$ : junction temperature.

$T_A$ : ambient temperature.

$R_{\theta JA}$  = Thermal resistance between IC and air, through PCB.

$R_{DS(on)}$ : intrinsic resistance of the IC Mosfet.

$I$ : load DC current.

Taking into account of  $R_{\theta}$  obtain with:

- 1 oz, 2 layers: 150°C/W.

At 1.5 A, 25°C ambient temperature,  $R_{DS(on)}$  45 mΩ @  $V_{in}$  5 V, the junction temperature will be:

$$T_J = T_A + R_{\theta JA} \times P_D = 25 + 150 \times 0.045 \times 1.5^2 = 40^\circ\text{C/W}$$

# NCP333


## ORDERING INFORMATION

| Device      | Marking | Option        | Package              | Shipping <sup>†</sup> |
|-------------|---------|---------------|----------------------|-----------------------|
| NCP333FCT2G | AE      | Autodischarge | WLCSP 0.76 x 0.76 mm | 3000 Tape / Reel      |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

### WLCSP4, 0.76x0.76 CASE 567FJ ISSUE O




#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

| DIM | MILLIMETERS |      |
|-----|-------------|------|
|     | MIN         | MAX  |
| A   | 0.57        | 0.63 |
| A1  | 0.18        | 0.23 |
| A2  | 0.40 REF    |      |
| b   | 0.24        | 0.28 |
| D   | 0.76 BSC    |      |
| E   | 0.76 BSC    |      |
| e   | 0.40 BSC    |      |

### RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marketing.pdf](http://www.onsemi.com/site/pdf/Patent-Marketing.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada  
Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910  
Japan Customer Focus Center  
Phone: 81-3-5817-1050

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative



**Стандарт  
Электрон  
Связь**

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научно-исследовательскими институтами России.

С нами вы становитесь еще успешнее!

**Наши контакты:**

**Телефон:** +7 812 627 14 35

**Электронная почта:** [sales@st-electron.ru](mailto:sales@st-electron.ru)

**Адрес:** 198099, Санкт-Петербург,  
Промышленная ул, дом № 19, литера Н,  
помещение 100-Н Офис 331