## 5

## Multifunction IC for engine management system

$\longrightarrow \quad$ Datasheet - production data


## Features

- 5 V logic regulator
- 3.3 V logic regulator
- 5 V tracking sensor supply
- Smart reset function
- Power latch with Secure Engine Off (SEO) functionality, to safely complete driver switch off procedure
- Flying wheel interface function (VRS) with adaptive time and amplitude control
- Protected low-side relay driver
- OUT13 to 18, MRD
- Protected low-side (injector drivers)
- OUT1 to 4
- Protected low-side (high current)
- OUT5, 6, 7
- Protected low-side (low current)
- OUT20
- IGBT pre-drivers (IGN1 to 4) with parallel input
- Parallel input IN1 to IN7 to drive OUT1 to OUT7
- Configurable power stages CPS
- Stepper motor driver/ high-side - low-side (OUTA to D)
- Thermal warning and shutdown
- Serial interface
- SPI 16-bit frame
- ISO9141 interface (K-Line)
- High speed CAN transceiver
- VDA 2.0 compliance with 3 level Watchdog
- Package: HiQUAD-64


## Description

The L9779WD-SPI is an integrated circuit designed for automotive environment and implemented in BCD6S technology.

It is conceived to provide all basic functions for standard engine management control units.
It is assembled in the HiQUAD-64 power package.

Table 1. Device summary

| Order code | Package | Packing |
| :---: | :---: | :---: |
| L9779WD-SPI | HiQUAD-64 | Tray |
| L9779WD-SPI-TR | HiQUAD-64 | Tape and Reel |

## Contents

1 Detailed features description ..... 9
2 Block diagram ..... 11
3 Pins description ..... 12
4 Application schematic ..... 16
5 Absolute maximum ratings ..... 17
5.1 ESD protection ..... 18
5.2 Latch-up test ..... 19
5.3 Temperature ranges and thermal data ..... 19
5.4 Operating range ..... 19
5.4.1 Low battery ..... 19
5.4.2 Normal battery ..... 19
5.4.3 High battery ..... 19
5.4.4 Load dump ..... 19
6 Functional description ..... 20
6.1 Ignition switch, main relay, battery pin ..... 20
6.2 Power-up/down management unit ..... 21
6.2.1 Power-up sequence ..... 21
6.2.2 Power-down sequence ..... 23
6.3 Smart reset circuit ..... 29
6.3.1 Smart reset circuit functionality description ..... 29
6.4 Thermal shut down ..... 33
6.5 Voltage regulators ..... 34
6.6 Charge pump ..... 40
6.7 Main relay driver ..... 44
6.7.1 Main relay driver functionality description ..... 44
6.7.2 MRD scenarios ..... 45
6.8 Low-side switch function (LSa, LSb, LSd) ..... 50
6.8.1 LSa function OUT 1 to 5 (Injectors) ..... 50
6.8.2 LSb function OUT6, 7 ( O 2 heater) ..... 53
6.8.3 LSc function OUT20 (low current drivers) ..... 55
6.8.4 LSd function OUT13 to 18 (relay drivers) ..... 57
6.9 LSa, LSb, LSc, LSd diagnosis ..... 62
6.10 Ignition pre-drivers (IGN1 to 4) ..... 64
6.10.1 Ignition pre-drivers functionality description ..... 65
6.10.2 Ignition pre-driver diagnosis ..... 66
6.11 Configurable power stages (CPS) (OUTA to OUTD) ..... 67
6.11.1 Configurable power stages functionality description ..... 67
6.11.2 Diagnosis of configurable power stages (CPS) ..... 71
6.11.3 Diagnosis of CPS [OUTA to OUTD] when configured as H -bridges ..... 71
6.11.4 Diagnosis of CPS OUTA, B, C, D when configured as single low side power stages ..... 76
6.12 ISO serial line (K-LINE) ..... 80
6.12.1 ISO serial line (K-LINE) functionality description ..... 80
6.13 CAN transceiver ..... 83
6.13.1 CAN transceiver functionality description ..... 83
6.14 Flying wheel interface function ..... 88
6.14.1 Flying wheel interface functionality description ..... 88
6.14.2 Auto-adaptive sensor filter ..... 88
6.14.3 Application circuits ..... 93
6.14.4 Diagnosis test ..... 96
6.15 Monitoring module (watchdog) ..... 98
6.15.1 WDA - Watchdog (algorithmic) ..... 98
6.15.2 Monitoring module - WDA Functionality ..... 99
6.16 Serial interface ..... 108
6.16.1 SPI interface ..... 108
6.16.2 SPI protocol ..... 108
6.16.3 SPI registers ..... 110
CONFIG_REG1 ..... 114
CONFIG_REG2. ..... 114
CONFIG_REG3. ..... 115
CONFIG_REG4. ..... 116
CONFIG_REG5. ..... 117
CONFIG_REG6. ..... 118
CONFIG_REG7. ..... 119
WD_ANSW/WDA RESP/CONFIG_REG8 ..... 120
CONFIG_REG9/SPI RESPTIME ..... 120
CONFIG_REG10 (CPS Configuration register) ..... 121
IDENT_REG/DIA_REG[1:5] ..... 121
DIA_REG6 ..... 124
DIA_REG7 ..... 125
DIA_REG8 ..... 126
DIA_REG9 ..... 127
DIA_REG10 ..... 128
DIA_REG11 ..... 129
DIA_REG12. ..... 130
DIA_REG13/WDA_RESPTIME ..... 131
DIA_REG14/REQULO ..... 131
DIA_REG15/REQUHI ..... 132
DIAG_REG16/RST_AB1_CNT ..... 133
CONTR_REG1 ..... 134
CONTR_REG2 ..... 135
CONTR_REG3 ..... 136
CONTR_REG4 ..... 137
7 Package information ..... 138
7.1 HiQUAD-64 package information ..... 138
8 Revision history ..... 140

## List of tables

Table 1. Device summary ..... 1
Table 2. Pins description ..... 12
Table 3. Absolute maximum ratings ..... 17
Table 4. ESD protection ..... 18
Table 5. Temperature ranges and thermal data ..... 19
Table 6. Operating range ..... 19
Table 7. KEY_ON pin electrical characteristics ..... 28
Table 8. Internal reset ..... 30
Table 9. RST pin external components required ..... 32
Table 10. RST pin electrical characteristics ..... 32
Table 11. Temperature information ..... 33
Table 12. Voltage regulators external components required ..... 35
Table 13. VB Power supply electrical characteristics ..... 37
Table 14. Linear 5 V regulator electrical characteristics ..... 38
Table 15. Linear 3.3 V regulator electrical characteristics ..... 42
Table 16. 5 V tracking sensor supply electrical characteristics ..... 43
Table 17. Main relay driver electrical characteristics ..... 45
Table 18. LSa electrical characteristics ..... 50
Table 19. LSa diagnosis electrical characteristics ..... 52
Table 20. LSa diagnosis electrical characteristics (OUT 5) ..... 52
Table 21. LSb electrical characteristics ..... 53
Table 22. LSb diagnosis electrical characteristics ..... 54
Table 23. LSc electrical characteristics ..... 55
Table 24. LSc diagnosis electrical characteristics ..... 56
Table 25. LSd electrical characteristics ..... 57
Table 26. LSd diagnosis electrical characteristics ..... 58
Table 27. Fault encoding condition. ..... 63
Table 28. Ignition pre-drivers electrical characteristics ..... 65
Table 29. Configuration of the stepper motor ..... 68
Table 30. Half bridge 1 ..... 69
Table 31. Half bridge 2 ..... 70
Table 32. Half bridge 3 ..... 70
Table 33. Half bridge 4 ..... 70
Table 34. Stepper configuration electrical characteristics ..... 75
Table 35. Electrical and diagnosis characteristics of OUTA, B, C, D when configured as single power stages ..... 77
Table 36. Electrical characteristics of OUTA, B, C, D when configured as single power stages connected in parallel. ..... 78
Table 37. CPS table single mode parallelism . ..... 79
Table 38. Three configurations of CONFIG_REG10 register ..... 79
Table 39. ISO serial line (K-LINE) functionality electrical characteristic ..... 81
Table 40. CAN transceiver electrical characteristics. ..... 84
Table 41. CAN transceiver timing characteristics. ..... 86
Table 42. Pick voltage detector precision ..... 90
Table 43. Hysteresis threshold precision ..... 90
Table 44. SPI command possible configuration of different option of VRS function. ..... 92
Table 45. VRs typical characteristics ..... 94
Table 46. Diagnosis test electrical characteristics ..... 96
Table 47. WDA INT electrical characteristics ..... 98
Table 48. Error counter ..... 102
Table 49. State for <INIT WDR> $=1$ ..... 103
Table 50. Reset-behaviour of <WDA_INT>, AB1 and <WD_RST> ..... 104
Table 51. Expected responses ..... 105
Table 52. Reset behaviour ..... 106
Table 53. Timing characteristics ..... 109
Table 54. Electrical characteristics ..... 110
Table 55. SPI registers ..... 110
Table 56. CLOCK_UNLOCK_SW_RST ..... 112
Table 57. START_REACT ..... 112
Table 58. HiQUAD-64 package mechanical data ..... 139
Table 59. Document revision history ..... 140

## List of figures

Figure 1. Block diagram ..... 11
Figure 2. Pins connection diagram (top view) ..... 12
Figure 3. Application schematic ..... 16
Figure 4. Configuration supplied by VB ..... 20
Figure 5. Power-up/down management unit ..... 21
Figure 6. Non-permanent supply power-up sequence ..... 21
Figure 7. Permanent supply power-up sequence ..... 22
Figure 8. Power-down sequence without power latch mode ..... 24
Figure 9. Power-down sequence without power latch mode and PSOFF = 1 ..... 25
Figure 10. Power-down sequence with power latch mode ..... 26
Figure 11. Power-down sequence with power latch mode and KEY_ON toggle ..... 27
Figure 12. KEY_ON voltage vs. status diagram ..... 28
Figure 13. Smart reset circuit ..... 29
Figure 14. RST pin as a function of VDD5 (if CONFIG_REG6 bit3 = Low) ..... 32
Figure 15. Structure regulators diagram ..... 34
Figure 16. Graphic representation of the calculation method ..... 35
Figure 17. Circuit and PCB layout suggested ..... 36
Figure 18. VB overvoltage diagram ..... 38
Figure 19. VDD5 overvoltage diagram ..... 40
Figure 20. VDD5 vs battery: ramp-up diagram ..... 41
Figure 21. VDD5 vs battery (ramp-down diagram) ..... 41
Figure 22. Main relay driver controlled by L9779WD-SPI ..... 44
Figure 23. Scenario 1a: Standard on/off MRD driver with NO power latch mode bit PSOFF $=0$ ..... 45
Figure 24. Scenario 1b: Standard on/off MRD driver with NO power latch mode bit PSOFF $=1$ ..... 46
Figure 25. Scenario 2: Standard on/off MRD driver with power latch mode bit PSOFF $=0$ ..... 46
Figure 26. Scenario 3a: Deglitch concept on KEY_ON at start-up ..... 46
Figure 27. Scenario 3b: Deglitch concept on KEY_ON during ON phase ..... 47
Figure 28. Scenario 4: Non standard on, KEY_ON removed before VB present ..... 47
Figure 29. Scenario 5: MRD overcurrent without VB ..... 47
Figure 30. Scenario 6: permanent MRD overcurrent with VBPOR restart ..... 48
Figure 31. Scenario 7 (temporary MRD overcurrent with VB POR restart) ..... 48
Figure 32. Scenario 8 (temporary MRD overcurrent with VB $\mu \mathrm{C}$ commands restart) ..... 49
Figure 33. LSa function OUT 1 to 5 (Injectors) ..... 50
Figure 34. LSb function OUT6, 7 (O2 heater) ..... 53
Figure 35. LSc function OUT20 (low current drivers). ..... 55
Figure 36. LSd function OUT13 to 18 (relay drivers) ..... 57
Figure 37. Behavior of OUT13, 14, 21, 25 with $V B=$ VB_UV for a time shorter than Thold and with a valid ON condition ..... 59
Figure 38. Behavior of OUT13, 14, 21, 25 with VB = UB_UV for a time longer than Thold and with a valid ON condition ..... 60
Figure 39. Behavior of OUT13, 14, 21, 25 with VB that drops lower than POR threshold during cranking ..... 61
Figure 40. LSx diagnosis circuit ..... 63
Figure 41. Fault encoding condition diagram. ..... 63
Figure 42. LSx ON/OFF slew rate control diagram ..... 64
Figure 43. Ignition-pre drivers (IGN1 to 4) circuit ..... 64
Figure 44. Ignition-pre drivers (IGN1 to 4) diagram ..... 66
Figure 45. Stepper motor operation diagram ..... 69
Figure 46. Stepper motor driver: H-bridge1 ..... 70
Figure 47. Stepper motor driver: H-bridge2 ..... 70
Figure 48. Stepper motor driver "off" diagnosis time diagram ..... 72
Figure 49. Stepper motor driver diagnosis I-V relationship diagram ..... 73
Figure 50. Open load detection during "on" phase ..... 74
Figure 51. Open load detection during "on" phase ..... 74
Figure 52. Short to GND detection during "on" phase ..... 75
Figure 53. ISO serial line (K-LINE) circuit ..... 80
Figure 54. ISO serial line switching waveform ..... 82
Figure 55. ISO serial line: short circuit protection ..... 82
Figure 56. CAN transceiver diagram ..... 83
Figure 57. CAN transceiver switching waveforms ..... 87
Figure 58. CAN transceiver test circuit ..... 87
Figure 59. Flying wheel interface circuit ..... 88
Figure 60. Auto adaptative hysteresis diagram ..... 89
Figure 61. VRS interface block diagram ..... 89
Figure 62. Auto-adaptive time filter (rising edge) ..... 91
Figure 63. Adaptive filter function when the SPI bit are 00 or 01 ..... 91
Figure 64. Adaptive Filter Function when the SPI bit are 10 or 11 ..... 92
Figure 65. Variable reluctance sensor ..... 93
Figure 66. VRs typical characteristics ..... 93
Figure 67. Hall effect sensor configuration 1 ..... 94
Figure 68. Hall effect sensor configuration 2 ..... 95
Figure 69. Diagnosis test diagram ..... 96
Figure 70. WDA block diagram ..... 99
Figure 71. Monitoring cycle diagram ..... 100
Figure 72. 4-bit Markov chain diagram ..... 101
Figure 73. Timing characteristics diagram ..... 109
Figure 74. HiQUAD-64 package outline. ..... 138

## 1 Detailed features description

- Package
- HiQUAD-64
- 5 V logic regulator
- 5 V precision voltage regulator ( $\pm 2 \%$ ) with external NMOS
- Max current regulated: 400 mA
- Charge pump capacitor at pin CP is used to drive the gate of the external NMOS transistor
- $\quad 3.3 \mathrm{~V}$ logic regulator
- $\quad 3.3 \mathrm{~V}$ precision voltage regulator ( $\pm 2 \%$ ) with over-current protection
- Max current regulated: 100 mA
- 5 V tracking sensor supply
- $2 \times 5 \mathrm{~V}$ tracking sensor supply with protection and diagnosis on SPI
- Short-circuit to Vbat/GND fully protected
- Max current regulated: $2 \times 100 \mathrm{~mA}$
- Smart reset
- Main Reset monitoring VB_UV Logic voltage management and safety control
- Watch dog
- Main reset management 5 V voltage monitoring safety output disable
- SPI controllable query and answer watch dog compliant with VDA2.0 level 3 (enabled by default)
- Power latch
- L9779WD-SPI is switched on by KEY_ON signal and switched off by logic OR of KEY_ON signal and SPI bit
- Secure engine off mode (default) switches off the drivers in the following order:
- OUT1 through to OUT4 in 225 ms (typical)
- OUT13 and OUT14 in 600 ms (typical)
- Flying wheel interface function (VRS)
- The VRS is the interface between the microprocessor and the magnetic pick-up or variable reluctance sensor that collects the information coming from the flying wheel
- Adaptive filtering on amplitude and timing adapts better the device response to VRS input switching
- Protected low-side driver
- LSa (OUT1 to 5)

4 Ch . serial IN via SPI and parallel $\mathrm{IN}, \mathrm{R}_{\mathrm{dson}}=0.72 \mathrm{Ohm} @ 150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cl}}=58 \mathrm{~V} \pm 5$, $I_{\max }=2.2 \mathrm{~A}$;
1 Ch . serial IN via SPI and parallel $\mathrm{IN}, \mathrm{R}_{\text {dson }}=0.72 \mathrm{Ohm} @ 150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cl}}=58 \mathrm{~V} \pm 5$, $I_{\max }=3 \mathrm{~A}$;

- LSb (OUT6, 7)

2 Ch . serial IN via SPI and parallel $\mathrm{IN}, \mathrm{R}_{\mathrm{dson}}=0.47 \mathrm{Ohm} @ 150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cl}}=45 \mathrm{~V} \pm 5$, $I_{\max }=5 \mathrm{~A}$

Full diagnosis on SPI (2 bit for each channel) and voltage slew rate control.
When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.

- LSc (OUT20)

1 Ch serial IN via SPI, Imax $=50 \mathrm{~mA}$

- LSD (OUT13 to 18, MRD)

6 Ch. serial IN via SPI, $\mathrm{R}_{\text {dson }}=1.5 \mathrm{Ohm} @ 150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cl}}=48 \mathrm{~V}, \mathrm{I}_{\max }=600 \mathrm{~mA}$ (2 of them with low battery voltage function);
1 main relay driver $\mathrm{R}_{\text {dson }}=2.4$ Ohm @ $150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cl}}=48 \mathrm{~V}$, $\mathrm{I}_{\max }=600 \mathrm{~mA}$
With full diagnosis on SPI (2 bit for each channel) and voltage slew-rate control.
When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.

- Ignition pre-drivers (IGN1 to 4) with parallel input
- $4 \times$ ignition pre-drivers with full diagnostic.
- SPI
- $1 \times$ Stepper motor driver designed for a double winding coil motor, used for engine idle speed control.
The stepper driver is made by 4 independent half bridgeS each one with:
- 1 high-side driver, $R_{\text {dson }}=1.5 \mathrm{Ohm}, I_{\max }=600 \mathrm{~mA}$
- 1 low-side driver, $R_{d s o n}=1.5 \mathrm{Ohm}, I_{\max }=600 \mathrm{~mA}$

The low-side drivers could be connected in parallel.
Low-side and high-side drivers implement voltage SR control to minimize emission.
Two high-side drivers have the low battery voltage function.

- Thermal shutdown
- $1 \times$ Thermal shutdown $\left(T_{j}>175^{\circ} \mathrm{C}=\mathrm{Tsd}\right)$ if $\mathrm{T}_{\mathrm{j}}>$ Tsd: VTRK1, 2 are turned off.
- $1 \times$ Thermal shutdown $\left(T_{j}>175{ }^{\circ} \mathrm{C}=\mathrm{Tsd}\right)$ if $\mathrm{T}_{\mathrm{j}}>\mathrm{Tsd}$ : OUT1 to 10 , OUT13 to 20, OUTA to D, IGN1 to 4 are turned off.
- $1 \times$ Thermal Shutdown $\left(T_{j}>175{ }^{\circ} \mathrm{C}=\mathrm{Tsd}\right)$ if $\mathrm{T}_{\mathrm{j}}>\mathrm{Tsd}$ : V3V3 is turned off.
$-1 \times$ Thermal shutdown $\left(T_{j}>175^{\circ} \mathrm{C}=\mathrm{Tsd}\right)$ if $\mathrm{T}_{\mathrm{j}}>\mathrm{Tsd}$ : MRD is turned off (if battery present).
There are 5 temperature sensors for OT2 (OUT1..10, OUT13...20, OUT21...28,
IGN1... 4 are turned off) in different Layout position, they are logically "AND" in case of thermal shutdown.
- ISO9141 interface
- ISO9141 serial interface (K-Line)
- CAN transceiver

The CAN bus transceiver allows the connection of the microcontroller, with CAN controller unit, to a high speed CAN bus with transmission rates up to $1 \mathrm{Mbit} / \mathrm{s}$ for exchange of data with other ECUs.

## 2 Block diagram

Figure 1. Block diagram


## 3 Pins description

Figure 2. Pins connection diagram (top view)


Table 2. Pins description

| Pin\# | Name | Function | Type | Polarization/note |
| :---: | :---: | :--- | :--- | :--- |
| Supply block | Power supply <br> polarization | - |  |  |
| 12 | VB | Battery supply | Power logic output <br> supply | - |
| 3 | VDD5 | 5 V output voltage <br> regulator | Analog output | - |
| 2 | VDD_G | 5 V regulator ext MOS <br> gate | Analog Input protected <br> with <br> $20 \mathrm{k} \Omega$ | resistor |

Table 2. Pins description (continued)

| Pin\# | Name | Function | Type | Polarization/note |
| :---: | :---: | :---: | :---: | :---: |
| 4 | V3V3 | 3.3 V output voltage regulator | Power logic output supply | - |
| 1 | CP | Charge Pump | Analog Input | - |
| 9 | VTRK1 | Sensor1 tracking supply 5V | Sensor supply output | - |
| 10 | VTRK2 | Sensor1 tracking supply 5 V | Sensor supply output | - |
| 5 | RST | Reset output for $\mu \mathrm{P}$ | DGT output | $\begin{aligned} & \text { Open drain } 10 \mathrm{k} \Omega>\mathrm{PU}> \\ & 1 \mathrm{k} \Omega^{(1)} \end{aligned}$ |
| 38 | WDA | WDA Interrupt Signal | Output: open drain DGT input | - |
| VRS |  |  |  |  |
| 7 | VRSN | Negative VRS input | Analog Input | 1.65 V Internal polarization |
| 6 | VRSP | Positive VRS input | Analog Input | 1.65 V Internal polarization |
| 8 | OUT_VRS | Digital VRS output | DGT Output | Open drain |
| CAN |  |  |  |  |
| 44 | CAN_TX | Can transceiver input (from TX $\mu \mathrm{P}$ ) | DGT Input | - |
| 43 | CAN_RX | Can transceiver output (to RX $\mu$ P) | DGT Output | - |
| 42 | CAN_H | Bi-dir protected CAN_H wire | Analog Input/Output | - |
| 41 | CAN_L | Bi-dir protected CAN_L wire | Analog Input/Output | - |
| ISO9141 |  |  |  |  |
| 47 | K_TX | ISO9141 logical input | DGT Input | $\mathrm{I}_{\mathrm{Pu}}=20 \mu \mathrm{~A}$ |
| 45 | K_LINE | Bi-dir protected Kline wire | Analog Input/Output | Open drain |
| 46 | K_RX | ISO9141 logical output | DGT Output | Open drain |
| Low side drivers |  |  |  |  |
| 60 | OUT1 | Output low-side 1 for R, L Load(Injector) | Power output | Open drain |
| 61 | OUT2 | Output low-side 2 for R, L Load(Injector) | Power output | Open drain |
| 25 | OUT3 | Output low-side 3 for R, L Load(Injector) | Power output | Open drain |

Table 2. Pins description (continued)

| Pin\# | Name | Function | Type | Polarization/note |
| :---: | :---: | :---: | :---: | :---: |
| 28 | OUT4 | Output low-side 4 for R, L Load(Injector) | Power output | Open drain |
| 26 | PGND3 | Power GND | PGND1 | - |
| 27 | PGND4 | Power GND | PGND2 | - |
| 57 | OUT5 | Output low-side 5 for R, L Load(High current) | Power output | Open drain |
| 56 | OUT6 | Outputlow-side 6 for R, L Load(Heater) | Power output | Open drain |
| 29 | OUT7 | Output low-side 7 for R, L Load(Heater) | Power output | Open drain |
| 30 | OUT13 | Output low-side 13 for Relay | Power output | Open drain |
| 31 | OUT14 | Output low-side 14 for relay | Power output | Open drain |
| 54 | OUT15 | output low-side 15 for relay | Power output | Open drain |
| 24 | OUT16 | Output low-side 16 for relay | Power output | Open drain |
| 32 | OUT17 | Output low-side 17 for relay | Power output | Open drain |
| 55 | OUT18 | Output low-side 18 for relay | Power output | Open drain |
| 58 | PGND3 | Power GND | PGND3 | - |
| 59 | PGND4 | Power GND | PGND4 | - |
| IGBT pre-driver |  |  |  |  |
| 22 | IGN1 | Output ignition driver 1 | Power output | - |
| 62 | IGN2 | Output ignition driver 2 | Power output | - |
| 63 | IGN3 | Output ignition driver 3 | Power output | - |
| 64 | IGN4 | Output ignition driver 4 | Power output | - |
| Main relay driver |  |  |  |  |
| 23 | MRD | Main relay driver | Power output | Open drain |
| Low current drivers ( 50 mA ) |  |  |  |  |
| 40 | OUT20 | Output low-side 20 | Power output | Open drain |
| Parallel input |  |  |  |  |
| 39 | IN1 | Parallel input for OUT1 | DGT Input | - |
| 48 | IN2 | Parallel input for OUT2 | DGT Input | - |
| 37 | IN3 | Parallel input for OUT3 | DGT Input | - |
| 36 | IN4 | Parallel input for OUT4 | DGT Input | - |
| 35 | IN5 | Parallel input for OUT5 | DGT Input | - |
| 34 | IN6 | Parallel input for OUT6 | DGT Input | - |

Table 2. Pins description (continued)

| Pin\# | Name | Function | Type | Polarization/note |
| :---: | :---: | :--- | :--- | :--- |
| 33 | IN7 | Parallel input for OUT7 | DGT Input | - |
| 49 | PWM <br> $($ IN8 $)$ | PWM input for stepper motor <br> driving | DGT Input | - |
| 19 | IGNI1 | Parallel input for IGN1 | DGT Input | - |
| 18 | IGNI2 | Parallel input for IGN2 | DGT Input | - |
| 15 | IGNI3 | Parallel input for IGN3 | DGT Input | - |
| 14 | IGNI4 | Parallel input for IGN4 | DGT Input | - |
| SPI interface |  |  | - |  |
| 51 | SCK | SPI clock input | DGT Input | - |
| 53 | CS | SPI chip select | DGT Input | - |
| 50 | DIN | SPI data input | DGT Input | - |
| 52 | DO | SPI data output | DGT Output | - |

Stepper motor driver

| 13 | OUTA | Stepper | Power output | - |
| :---: | :---: | :--- | :--- | :--- |
| 16 | OUTB | Stepper | Power output | - |
| 17 | OUTC | Stepper | Power output | - |
| 20 | OUTD | Stepper | Power output | - |
| 21 | GND | Stepper GND | GND | - |

1. External components required.

Note: $\quad$ OUT11 and OUT12 are not valid.

## 4 Application schematic

Figure 3. Application schematic


## 5 Absolute maximum ratings

## Warning: Maximum ratings are absolute ratings: exceeding any of these values may cause permanent damage to the integrated circuit

Table 3. Absolute maximum ratings

| Pin | Parameter | Condition | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VB | DC supply battery power voltage (Vb) | Also without external components | -0.3 to +40 | V |
| V3V3 | DC logic supply voltage | - | -0.3 to VDD5, when $\mathrm{V} 3 \mathrm{~V} 3=\mathrm{VDD5}=19 \mathrm{~V}$ max | V |
| VTRK1,2 | DC sensors supply voltage | - | -2 to +40 | V |
| VDD_G | - | - | -0.3 to VDD5, when VDDG = VDD5 $=19 \mathrm{~V}$ max | V |
| VDD5 | Voltage pin | - | -0.3 to 19 | V |
| CP | - | - | $\begin{gathered} -0.3 \text { to } 40 \\ \text { Max ABS }=+40 \mathrm{~V} \text { when } \\ \mathrm{VB}=40 \mathrm{~V} \end{gathered}$ | V |
| KEY_ON | - | Protected with external component ( $\mathrm{R}=1 \mathrm{k} \Omega$ plus a diode, refer to Figure 4) for negative pulse (isopulse 1) | -1.2 to +40 | V |
| RST | - | - | -0.3 to +19 | V |
| VRSP | - | Max current to be limited with external resistors (see Section 6.14.3: Application circuits on page 93) | -20 to +20 | mA |
| VRSM | - | Max current to be limited with external resistors (see Section 6.14.3: Application circuits on page 93) | -20 to +20 | mA |
| MRD | - | - | -0.3 to +40 | V |
| OUT1-5 | Low-side output | - | -1 to +53 | V |
| OUT6-7 | Low-side output | - | -1 to +40 | V |
| OUT13-18 | Low-side output | - | -1 to +40 | V |
| OUT20 | Low-side output | - | -1 to +40 |  |
| IGNx | - | - | -1 to 19 | V |

Table 3. Absolute maximum ratings (continued)

| Pin | Parameter | Condition | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| OUTA, OUTB, OUTC, OUTD | Half bridge output | With external diode vs ground for negative voltage | $-1.0 \text { to VB }$ <br> (-2.0 dynamically for a short time) | V |
| $\begin{gathered} \text { DO, } \\ \text { CAN_RX,K_RX, } \\ \text { OUT_VRS } \end{gathered}$ | - | - | -0.3 to VDD_IO, when DO = VDD_IO = 19 V max | V |
| CS, CLK, DIN, IN1, IN2, IN3, IN4, IN5, IN6, IN7, PWM, IGNI1, IGNI2, IGNI3, IGNI4 | - | - | -0.3 to +19 | V |
| CAN_TX | - | - | -0.3 to +19 | V |
| CAN_H, CAN_L | - | - | -18 to 40 | V |
| K_TX | - | - | -0.3 to +19 | V |
| K_LINE | - | - | -18 to 40 | V |

### 5.1 ESD protection

Table 4. ESD protection

| Item | Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| All pins | Electro static discharge voltage "Charged-device-model-CDM" <br> all pin $^{(1)}$ | -500 | +500 | V |
| All pins | Electro static discharge voltage "Charged-device-model-CDM" <br> corner pin (1,20,21,32,33,52,53,64) | -750 | +750 | V |
| All pins | ESD voltage HBM respect to GND | -2 | +2 | KV |
| Pins to connector ${ }^{(2)}$ | ESD voltage HBM respect to GND | -4 | +4 | KV |

1. Except OUTA, B, C, D $\pm 250 \mathrm{~V}$.
2. Pins are LSa, LSb, LSc, LSd, IGNx, VTRK1-2, CAN_H, CAN_L, K_LINE, OUTA, B, C, D.

Test circuit according to HBM (EIA/JESD22-A114-B) and CDM (EIA/JESD22-C101-C).

### 5.2 Latch-up test

According to JEDEC 78 class 2 level A.

### 5.3 Temperature ranges and thermal data

Table 5. Temperature ranges and thermal data

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\text {amb }}$ | Operating temperature | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Continuative operative junction temperature | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {thj-case }}$ | Thermal resistance junction-to-case | - | 1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {thj-amb }}$ | Thermal resistance junction-to-ambient ${ }^{(1)}$ | - | 16 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\mathrm{s}}$ | Lead temperature during soldering (for a time $=10 \mathrm{~s}$ max) | - | 260 | ${ }^{\circ} \mathrm{C}$ |

1. With $2 \mathrm{~S} 2 \mathrm{P}+$ vias PCB .

### 5.4 Operating range

Table 6. Operating range

| Pins <br> symbol | Battery voltage range | Junction temperature <br> condition | Note |
| :---: | :--- | :---: | :---: |
| VB | $4.15 \mathrm{~V}<\mathrm{Vb}<6 \mathrm{~V}$ | $-40<\mathrm{Tj}<40$ | Low battery |
|  | $6 \mathrm{~V}<\mathrm{Vb}=18 \mathrm{~V}$ | $-40<\mathrm{Tj}<150$ | Normal battery |
|  | $18 \mathrm{~V}<\mathrm{Vb}=28 \mathrm{~V}$ | $-40<\mathrm{Tj}<40$ | High battery |
|  | $28<\mathrm{Vb}=40 \mathrm{~V}, \mathrm{t}_{\text {rise }}=10 \mathrm{~ms}, \mathrm{~T}_{\text {pulse }}=400 \mathrm{~ms}$. | $-40<\mathrm{Tj}<40$ | Load dump |

### 5.4.1 Low battery

All the functions are guaranteed with degraded parameters. The voltage regulators follow VB in RDSon mode with drop-out depending on load current.
V 3 V 3 regulator works as expected assuming VDD5 $>4 \mathrm{~V}$.

### 5.4.2 Normal battery

All the functions and the parameters are guaranteed by testing coverage.

### 5.4.3 High battery

All the functions are guaranteed with degraded parameters.

### 5.4.4 Load dump

The device is switched-off if load dump exceeds battery overvoltage threshold for a time longer than filter time.

## 6 Functional description

### 6.1 Ignition switch, main relay, battery pin

The system has an ignition switch pin KEY_ON and a pin VB for battery behind the main relay connected at pin MRD.

L9779WD-SPI can also support the configuration where it is permanently supplied by VB; in this case the MRD output can be used to connect the loads to VB.

At pin KEY_ON there is an external diode for reverse battery protection. An internal Pulldown resistor is provided on the KEY_ON pin. The external components to be connected to KEY pin are shown in the below schematic.

Internal functions and regulators are supplied by VB; only some basic functions required for startup are supplied from KEY_ON as described below. Reverse protection for pin VB is done by the main relay. Transient negative voltage at VB may be limited by an external diode if necessary. There is no integrated reverse protection at pin VB.

The pin connected to the battery line can bear the ISO 7637/1 noise pulses without any damage. The VB voltage must be externally limited to +40 V and -0.3 V (with external components as in Figure 4). It is suggested the use of a transil.

Figure 4. Configuration supplied by VB


1. The external components connected to KEY_ON pin are mandatory in order to protect the device from ISO 7637 pulses.

### 6.2 Power-up/down management unit

Figure 5. Power-up/down management unit


1. AB 1 counter function defined at WDA Section 6.15.1.

### 6.2.1 Power-up sequence

Figure 6. Non-permanent supply power-up sequence


When the KEY_ON reaches a sufficient high voltage VKEYH, after a minimum deglitch filter time T_KEY the system is switched on. First of all the main relay driver is switched on, so the main relay connects VB pin to battery.

Control current into pin KEY_ON is sufficient for basic functions such as filtering time, control of the main relay output stage, internal oscillator and internal bias currents.

When the voltage at VB exceeds the under voltage-detection threshold for VB (VB_UV_H) the internal biasing circuits are activated.

VDD5 regulator is activated Tdelay_REG seconds later. After VDD5 exceeds the VDD_UV threshold and with typ. 1.0 ms delay, the V 3 V 3 is activated also. The sensor supplies VTRK1, 2 are turned on together with VDD5.

Figure 7. Permanent supply power-up sequence


In the case when VB is always connected, when the KEY_ON voltage exceeds VKEYH the internal biasing circuits are activated.

VDD5 regulator is activated Tdelay_REG seconds after the tKEY filter time has expired.

VDD5 regulator is activated Tdelay_REG seconds later. After VDD5 exceeds the VDD_UV threshold and with typ. 1.0 ms delay, the V3V3 has activated also. The sensor supplies VTRK1, 2 are turned on together with VDD5.

### 6.2.2 Power-down sequence

The system is switched off according to the status of KEY_ON, VB and power latch mode bit PWL_EN_N set by the $\mu \mathrm{C}$, according to:

En_L9779 = [(!PWL_EN_N AND PWL_EN_TIMEOUTN) OR KEY_ON] AND VB_UVN.
The KEY_ON is the status of KEY_ON pin after deglitch filter time.
En_L9779 represents the enable signals used by different blocks.
The system will be switched off after a minimum deglitch filter time if the voltage at pin KEY_ON is below VKEYL and if power latch mode is not active i.e. PWL_EN_N =1.

Otherwise, if the power latch mode is active PWL_EN_N=0, nothing happens until the power latch mode has finished by the $\mu \mathrm{C}$ writing PWL EN_N=1.
However L9779WD-SPI will wait for a maximum time-out time PWL_TIMEOUT for PWL_EN_N de-assertion after which the system will be forced to switch off. PWL_TIMEOUT can be enabled and configured by 3 bit PWL_TIMEOUT_CONF.

For TNL description see Smart reset circuit description.
The status of KEY_ON can be read through the bit KEY_ON_STATUS. After tKEY filter time the status of KEY_ON can be read through the bit KEY_ON_FLT also.

All the supply outputs shall be switched-off simultaneously. If the supplied devices have particular sequencing requirements, external diodes or clamping devices will be used.

During power down, whether the regulators are switched off at the same time as the main relay output or not is decided via the <PSOFF> bit.

- <PSOFF>='0' (default): simultaneous switching-off the regulators with the main-relay driver MRD
- <PSOFF>='1': regulators remain active when the main relay driver MRD will be switched off
With this function it is possible to detect a stuck main relay. If conditions to switch off are satisfied when <PSOFF>='1', the MRD is switched off while the voltage regulators continue to operate as long as no under voltage is detected at VB. The RST pin is not asserted till VDD_UV. The $\mu \mathrm{C}$ measures the time passed since shutdown. If a certain time is exceeded, then a stuck main relay is detected and this fault is stored in the $\mu \mathrm{C}$ (not in the L9779WD-SPI). After this the $\mu \mathrm{C}$ turns off the voltage regulators by setting the bit <PSOFF> to '0' (reset state). With a stuck main relay the voltage at pin VB remains present at battery level with a current consumption of $I_{\text {Leak }}$.

Secure Engine Off function is that the engine can be directly switched off by the key-switch via a hardware path and without the help or interference of software or $\mu \mathrm{C}$.
Whenever the KEY_ON signal goes low the output stages mentioned in the following pages are disabled, no matter what other conditions (like e.g. "power-latch") are.

In no power latch/no SEO mode the key-switch has direct shut-off access to the injector stages (OUT1-4) and to the starter relay drivers (OUT13 and OUT14).

An additional feature for the starter delay drivers is that the starters are only shut-off after the time delay THOLD if the SEO condition is still active.

The ignition stages are not affected by the SEO signal. This is different from the WDA signal which additionally switches off the ignition stages.

To avoid misunderstandings one must be aware that the SEO function has nothing to do with the WDA function and is not a part of the WDA module. The SEO function is related to the key switch, not to the WDA function. The SEO function adds an additional safety procedure for switching off.

Other functions than the injector stages and the starter relay drivers are not affected or influenced by the SEO signal.

With the falling edge of KEY_ON a timer is started which disables the mentioned power stages after 200 ms to 250 ms (typ. 225 ms ). The timer is clocked by an internal oscillator. The timer does not depend on any $\mu \mathrm{C}$ clock or function. The $\mu \mathrm{C}$ still has control on switching on/off drivers during SEO time. This function is configured by CONFIG_REG6 register.

Figure 8. Power-down sequence without power latch mode


Figure 9. Power-down sequence without power latch mode and PSOFF = 1


Figure 10. Power-down sequence with power latch mode


Figure 11. Power-down sequence with power latch mode and KEY_ON toggle


Table 7. KEY_ON pin electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KEY_ON | VKEYL | Input threshold low voltage | $\mathrm{VB}=0$ to 19 V | 3.2 | 3.5 | 3.8 | V |
|  | VKEYH | Input threshold high voltage |  | 4.15 | 4.5 | 4.8 | V |
|  | VKEYHys | Input voltage hysteresis |  | 0.5 | 1 | 1.5 | V |
|  | I_KEY | Input current | $\begin{aligned} & \mathrm{VB}=0 \text { to } 19 \mathrm{~V} \\ & \text { KEY_ON }=5 \mathrm{~V} \end{aligned}$ | - | - | 550 | $\mu \mathrm{A}$ |
|  | $\mathrm{t}_{\text {KEY }}$ | Filter time for switching on/off | $\mathrm{VB}=0$ to 19 V | 7.5 | 16 | 24 | ms |
|  | Rpd | Internal pull down resistor - NOT tested - Guarantee by design | KEY_ON = 5 V | 150 | - | 400 | k $\Omega$ |

Figure 12. KEY_ON voltage vs. status diagram


### 6.3 Smart reset circuit

Figure 13. Smart reset circuit


### 6.3.1 Smart reset circuit functionality description

The RST pin is an input/output active when low. As output pin the Smart Reset circuit takes into account several events of the device in order to generate the proper reset signal at RST pin for the microcontroller and for a portion of the internal logic as well. As input pin RST when driven low by external source for more than Trst_flt, it is used to reset the same portion of logic of the device.

The sources of reset are:

- VDD5 under voltage it can be disabled by SPI CONFIG_REG6 bit3 = high, default is low i.e. enabled
- Power down
- Power latch, KEY_ON
- VB overvoltage
- WDA_RST, query and answer watchdog reset

Smart reset circuit generates RST signal monitoring the VDD5 according to the graph shown below: when VDD5 falls below VDD_UV_LOW threshold for a time longer than TfUV_reset Smart Reset circuit asserts a RST signal (driven low) and the flag CRK_RST is latched and resets every Read Diag operation. When VDD5 recovers to a voltage greater than VDD_UV_HIGH RST pin is deasserted after Td_UV_rst. The RST pin is also asserted at the first power-on phase when the KEY_ON pin goes from low to high, as a consequence of the VDD5 absence.

Smart reset circuit generates an RST signal at power down independently of filtering time and VDD5 voltage level. During power latch mode if NL_RST bit is set and KEY_ON signal goes low to high again (before microcontroller was able to write PWL_EN_N=0), RST_PIN is asserted for time TNL.

Smart reset circuit monitors VB over voltage and generates RST signal if the over voltage lasts more than tVBOV2. When over voltage lasts more than tVBOV1 and less than tVBOV2, RST is not asserted, but all drivers are switched off without losing any configuration. In both cases the flag VB_OV is latched and resets every Read Diag operation.

When RST is asserted to reset the $\mu \mathrm{C}$, also all logic will be reset except logic involved in reset management, power up management, and power down management units. As a consequence all flags are cleared except those set by the smart reset unit, all drivers are disabled except the low battery drivers, all configuration registers are cleared and OUT_DIS bit goes to 1 . A more detailed description of the module under reset can be found in the next table. The table summaries also relations with other conditions that switch off drivers and regulator.

Table 8. Internal reset

| Event | RST <br> pin driven low | Logic under reset | Logic not reset | Power-up/down manager output | Information FLAG |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power down | Yes | Internal registers Interfaces drivers LB interfaces drivers LB internal registers CAN \& K-LINE \& VRS | Smart reset function <br> Power-up/down manager | $\begin{gathered} \text { MRD=OFF } \\ \text { VDD5=OFF } \\ \text { V3V3=OFF } \\ \text { VTRACK1,2=OFF } \end{gathered}$ | N/A |
| Power latch +KEY_ON rising edge | Yes <br> For <br> TNL | Internal registers <br> Interfaces drivers <br> LB interfaces drivers <br> LB internal registers <br> CAN \& K-LINE \& VRS | Smart reset function <br> Power-up/down manager | $\begin{gathered} \mathrm{MRD}=\mathrm{ON} \\ \text { VDD5 }=\mathrm{ON} \\ \text { V3V3=ON } \\ \text { VTRACK1,2=ON } \end{gathered}$ | TNL_RST |
| VDD5 under voltage t<THOLD | Yes | Internal registers Interfaces drivers CAN \& K-LINE \& VRS | LB interfaces drivers <br> LB internal registers <br> Smart reset function Power-up/down manager | $\begin{gathered} \text { MRD }=\mathrm{ON} \\ \text { VDD5 }=\mathrm{ON} \\ \text { V3V3 }=\mathrm{ON} \\ \text { VTRACK1,2=ON } \end{gathered}$ | CRK_RST |
| VDD5 under voltage t>THOLD | Yes | Internal registers Interfaces drivers LB interfaces drivers LB internal registers CAN \& K-LINE \& VRS | Smart reset function <br> Power-up/down manager | $\begin{gathered} \text { MRD }=\mathrm{ON} \\ \text { VDD5 }=\mathrm{ON} \\ \text { V3V3 }=\mathrm{ON} \\ \text { VTRACK1,2=ON } \end{gathered}$ | $\begin{gathered} \text { VDD5UV_ } \\ \text { RST } \end{gathered}$ |
| VDD5 over voltage | No | Interfaces drivers | Internal registers LB interfaces drivers LB internal registers CAN \& K-LINE \& VRS <br> Smart reset function Power-up/down manager | $\begin{gathered} \text { MRD }=O N \\ \text { VDD5 }=\mathrm{ON} \\ \text { V3V3 }=\mathrm{ON} \\ \text { VTRACK1,2=ON } \end{gathered}$ | VDD5_OV |

Table 8. Internal reset (continued)

| Event | RST <br> pin driven Iow | Logic under reset | Logic not reset | Power-up/down manager output | Information <br> FLAG |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VB over voltage $\mathrm{t}_{\mathrm{TBOV} 1}<\mathrm{t}<\mathrm{t}_{\mathrm{TBO}}{ }^{\text {O }}$ | No | Interfaces drivers <br> LB interfaces drivers | Internal registers LB internal registers CAN \& K-LINE \& VRS <br> Smart reset function Power-up/down manager | $\begin{gathered} \mathrm{MRD}=\mathrm{ON} \\ \text { VDD5 }=\mathrm{ON} \\ \text { V3V3 }=\mathrm{ON} \\ \text { VTRACK1,2=ON } \end{gathered}$ | OV_RST |
| VB over voltage ${ }^{\mathrm{t}}>\mathrm{t}_{\mathrm{TBO}}$ ${ }^{2}$ | Yes | Internal registers <br> Interfaces drivers <br> LB interfaces drivers <br> LB internal registers <br> CAN \& K-LINE \& VRS | Smart reset function Power-up/down manager | $\begin{gathered} \text { MRD }=O N \\ \text { VDD5=OFF } \\ \text { V3V3=OFF } \\ \text { VTRACK1,2=OFF } \end{gathered}$ | OV_RST |
| RST driven low externally t<THOLD | Yes | Internal registers Interfaces drivers CAN \& K-LINE \& VRS | LB interfaces drivers LB internal registers <br> Smart reset function Power-up/down manager | Keep state | N/A |
| RST driven low externally t>THOLD | Yes | Internal registers Interfaces drivers LB interfaces drivers LB internal registers CAN \& K-LINE \& VRS | Smart reset function <br> Power-up/down manager | Keep state | N/A |
| Software reset sent by the $\mu \mathrm{C}$ through SPI | No | Internal registers <br> Interfaces drivers <br> LB interfaces drivers <br> LB internal registers <br> CAN \& K-LINE \& VRS | Smart reset function <br> Power-up/down manager | $\begin{gathered} \mathrm{MRD}=\mathrm{ON} \\ \text { VDD5 }=\mathrm{ON} \\ \text { V3V3 }=\mathrm{ON} \\ \text { VTRACK1,2=ON } \end{gathered}$ | N/A |

## Legend:

Internal registers =
Interfaces driver =
LB internal registers =
LB interfaces driver =

Smart reset logic =
configuration registers control registers (OUT_DIS), LS/HS drivers, ext-MOS, IGBT include dedicated configuration bit for Low battery drivers control registers (OUT_DIS) + interface drivers logic for Low battery drivers
include VDD5 undervoltage and some time counter (TNL, D_UV_RST, THOLD)

Power-up/down manager = include the logic for regulator control and monitoring and MRD managing.

## CAN \& K-LINE \& VRS

Table 9. RST pin external components required

| Pin | Symbol | Parameter | Value | Note |
| :---: | :---: | :---: | :---: | :---: |
| RST | R $_{\text {reset }}$ | Pull_up reset reference | $4.7 \mathrm{k} \Omega \pm 5 \%$ | - |

Table 10. RST pin electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| As output |  |  |  |  |  |  |  |
| RST | VUV_LO | Output low voltage | $\begin{aligned} & 1<\text { VDD5 < VDD_UV } \\ & \mathrm{R}_{\text {reset }}=4.7 \mathrm{~K} \end{aligned}$ | - | - | 0.4 | V |
|  | IUVres_max | Input current | $\begin{aligned} & \text { VDD5 = VDD_UV } \\ & \text { V UV_reset }=0.6 \mathrm{~V} \end{aligned}$ | 1 | - | - | mA |
|  | $11 k_{\text {UV_reset }}$ | Input leakage current | $\mathrm{V}_{\text {UV_reset }}{ }^{\text {P }}$ VDD_UV | - | - | 1 | $\mu \mathrm{A}$ |
|  | $\underset{T}{T D}$ | Power-on reset delay | Tested by scan | 17 | - | 30 | ms |
|  | TNL | Power latch mode exit delay | Tested by scan | 1.4 | 2 | 2.6 | ms |

As input

| RST | RST_L | RST Input low voltage | - | -0.3 | - | 1.1 | V |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  | RST_H | RST input high voltage | - | 2.3 | - | VDD+0.3 | V |
|  | Trst_flt | Reset filter time | Tested by scan | 7.5 | 10 | 12.5 | $\mu \mathrm{~s}$ |
|  | R RST_PU $^{2}$ | RST pull-up resistor | - | 50 | - | 250 | $\mathrm{k} \Omega$ |

Figure 14. RST pin as a function of VDD5 (if CONFIG_REG6 bit3 = Low)


### 6.4 Thermal shut down

There are 4 temperature sensors:

- OT1 for VTRK1,2
- OT2 for OUT1...10, OUT13...20, OUTA...D, IGN1...4.
- OT3 for MRD
- OT4 for V3V3

When OT1 is higher than $\theta_{\text {junction }}$ for $\mathrm{t}_{\mathrm{OT}}$ time VTRK1,2 are switched off if they are in current limitation.

When OT1 is lower than $\theta_{\text {junction }}-\theta_{\text {HYSTERESISv }}$ for $t_{\text {OT }}$ time, the device should return to normal operation automatically.

When OT2 is higher than $\theta_{\text {junction }}$ for $\mathrm{t}_{\mathrm{OT}}$ time all the OUTx and IGNx are switched off. When OT2 is lower than junction $-\theta_{\text {HYSTERESISv }}$ for $\mathrm{t}_{\mathrm{OT}}$ time, the device should return to normal operation automatically.
When OT3 is higher than $\theta_{\text {junction }}$ for $\mathrm{t}_{\mathrm{OT}}$ time the MRD is switched off.
When OT3 is lower than $\theta_{\text {junction }}-\theta_{\text {HYSTERESISv }}$ for $t_{\text {OT }}$ time, the device should return to normal operation automatically.

When OT4 is higher than $\theta_{\text {junction }}$ for $\mathrm{t}_{\mathrm{OT}}$ time the V 3 V 3 is switched off if it is in current limitation.

When OT4 is lower than $\theta_{\text {junction }}-\theta_{\text {HYSTERESISv }}$ for $\mathrm{t}_{\mathrm{OT}}$ time, the device should return to normal operation automatically.

Thermal warning information from OT1,OT2,OT3,OT4 is latched and communicated by SPI.
Thermal warning information is reset when it is read.
The latch behavior affects only flags bit, while drivers and supplies use the OTx just after the filter to return to normal operation.

Table 11. Temperature information

| Parameter | Value | Unit |
| :---: | :---: | :---: |
| $\theta_{\text {junction }}$ | 165 to 185 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {HYSTERESIS }}$ | $5-10$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{OT}}$ | 20 | $\mu \mathrm{~s}$ |

### 6.5 Voltage regulators

Figure 15. Structure regulators diagram


The structure of regulators is showed in the above figure.
The 5 V voltage is obtained through a linear regulator using an external N -Mos. The precision is $\pm 2 \%$ with Imax $=400 \mathrm{~mA}$. The high precision is obtained with a pre-trimmed reference voltage. The under-voltage condition is monitored through the Smart Reset circuit. In addition there is an overvoltage monitor that after t_VDD5_OV time switches off the drivers except the MRD, OUT13, OUT14, OUT21, OUT25. To switch on again the output it is necessary to send again the START command and to write the CONTROL registers.

It is present a VDD5 over voltage flag, VDD5_OV, that is latched and cleared after reading. This flag does not inhibit the drivers switch on.

The 3.3 V voltage is obtained through a linear regulator. The precision is $\pm 2 \%$ with Imax $=100 \mathrm{~mA}$.

Over-current protection is provided and operates together with thermal sensor OT4.
The condition that switches off the V3V3 is the logic of both Thermal Warning and Over Current.

The under-voltage condition is monitored and the non latched information is available V3V3_UV bit.

VTRK1, 2 are two voltage regulators in tracking ( $\pm 20 \mathrm{mV}$ ) with the VDD5 voltage for Sensors Supply. They can supply sensors with a Imax $=100 \mathrm{~mA}$. The output voltages can be used in parallel.

VTRK supplies are protected from over voltage due to short to VB with back to back protection and non latched information are available on VTRK1_DIAG and VTRK22_DIAG bits.

Over-current protection is provided as well and operates together with thermal sensor OT1.
The condition that switches off the VTRK 1, 2 is the logic of thermal warning and over current.

The non latched information is available for overload and over temperature conditions in VTRACK_DIAG bit.

If the VB voltage is lower than regulated VDD5 and higher than 4.15 V the value of VDD5 and VTRK1, 2, could be calculated by the following method:
$\mathrm{V}_{\text {DPVDD5 }}=\left(\mathrm{Rds}_{\text {on ExtNmos }}\right) \cdot\left(\mathrm{I}_{\mathrm{VDD5}}+\mathrm{I}_{\mathrm{V} 3 \mathrm{~V} 3}\right)$
$V_{\text {DPvtrk1 }}=\left(\right.$ Rds $\left._{\text {onVTRK1 }}\right) \cdot I_{\text {VTRK1 }}$
$\mathrm{V}_{\text {DPVtrk2 }}=\left(\right.$ Rds $\left._{\text {onVTRK2 }}\right) \cdot I_{\text {VTRK2 }}$
Figure 16. Graphic representation of the calculation method


GAPGPS00517
VDD5 $\quad=\quad$ VB- $\left(V_{\text {DPVdd5 }}\right)$
VTRK 1, $2=$ VB- $\left(V_{\text {DPVtrk1,2 }}\right)$
While V3V3 keeps working as expected till $\mathrm{VB}=4.15 \mathrm{~V}$
Table 12. Voltage regulators external components required

| Pin | Symbol | Parameter | Min | Typ | Max | Suggested part number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VTRK1 | $\mathrm{C}_{\text {TRK1 }}$ | External VTRK1 capacitor | 100 nF | - | $1 \mu \mathrm{~F}$ | C1005X7R1C104K--0.1 $\mu \mathrm{F}$ <br> C1608X7R1H104K--0.1 $\mu \mathrm{F}$ |
| VTRK2 | $\mathrm{C}_{\text {VTRK2 }}$ | External VTRK2 capacitor | 100 nF | - | $1 \mu \mathrm{~F}$ |  |
| VDD5 | $C_{\text {VDD5 }}$ | External VDD5 capacitor | $1 \mu \mathrm{~F}$ | - | $10 \mu \mathrm{~F}$ | C2012X7R1E105K--1 $\mu \mathrm{F}$ C1608X7R1C105K-- $\mu \mathrm{F}$ C3216X7R1H105K--1 $\mu \mathrm{F}$ C3225X7R1E106K--10 $\mu \mathrm{F}$ C3225X7R1C106K--10رF |
|  | Ext MOS | External N-MOS | - | - | - | IRFZ24NSTRL; STD20NF06L (testing reference); <br> NTD18N06L; <br> HUF76419D3 |

Table 12. Voltage regulators external components required (continued)

| Pin | Symbol | Parameter | Min | Typ | Max | Suggested part number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V3V3 | $\mathrm{C}_{\mathrm{V} 3 \mathrm{~V} 3}$ | External V3V3 capacitor | $1 \mu \mathrm{~F}$ | - | $10 \mu \mathrm{~F}$ | C2012X7R1E105K--1 $\mu \mathrm{F}$ C1608X7R1C105K--1 $\mu \mathrm{F}$ C3216X7R1H105K--1 $\mu \mathrm{F}$ C3225X7R1E106K--10 $\mu \mathrm{F}$ C3225X7R1C106K--10んF |
| CP | CP | External charge pump capacitor | -20\% | 100nF | +20\% | - |

Capacitor legend:
$1 \mathrm{H} \rightarrow 50 \mathrm{~V}$
$1 \mathrm{E} \rightarrow 25 \mathrm{~V}$
$1 \mathrm{C} \rightarrow 16 \mathrm{~V}$
X7R $\rightarrow-40$ to $125{ }^{\circ} \mathrm{C} \pm 15 \%$
$\mathrm{K} \rightarrow-40$ to $125^{\circ} \mathrm{C} \pm 10 \%$
Note: $\quad$ Others N-MOSFET can be used provided that they have similar threshold voltage and input capacitance; however regulator transient performances may have deviation to be checked.
PCB layout Note: The Cin capacitor on VB line should be put as close as possible to the drain of external MOS. The suggestion PCB layout is as below.

Figure 17. Circuit and PCB layout suggested


Table 13. VB Power supply electrical characteristics

| Pin | Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VB | $\mathrm{I}_{\mathrm{b}}$ | Quiescent current from VB pin | $V B=16 \mathrm{~V}$ <br> Min. load on regulator outputs ${ }^{(1)}$ | - | - | 50 | mA |
|  | $I_{\text {Leak }}$ | Standby current | VB = 16V; VKEY_ON = GND Guaranteed at room temp. | - | - | 10 | $\mu \mathrm{A}$ |
|  |  |  | VB = 16V; VKEY_ON = GND Guaranteed at hot temp. | - | - | 100 |  |
|  | VB_UV_H | Under voltage switch on threshold high | MRD, Low battery channels switch-on in power up | - | - | 4.8 | V |
|  | VB_UV_L | Under voltage switch off threshold Low | MRD, Low battery channels switch-off | 3.5 | - | 4.145 |  |
|  | VB_OV_UP | Over voltage switch off threshold | - | - | - | 32 | V |
|  | VB_OVh | Over voltage threshold hysteresis | - | 0.3 | - | 1 | V |
|  | $\underset{\text { VB_OV_DO }}{\substack{\text { WN }}}$ | Over voltage switch off threshold | - | 28.5 | - | - | V |
|  | $\mathrm{t}_{\mathrm{VBOV} 1}$ | Filter time for drivers turnoff | Tested by scan | 63 | 85 | 107 | $\mu \mathrm{s}$ |
|  | $t_{\text {VBOV2 }}$ | Filter time for regulators turn-off | Tested by scan | 11 | 15 | 19 | ms |

1. Min. load on regulator output is $V$ trk $1=1 \mathrm{~mA}, \mathrm{Vtrk} 2=1 \mathrm{~mA}, \mathrm{~V} 3 \mathrm{~V} 3=5 \mathrm{~mA}, \mathrm{VDD} 5$ is open. $(5 \mathrm{~mA}$ on V3V3 is from VDD5)

Figure 18. VB overvoltage diagram


Table 14. Linear 5 V regulator electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD5 | VDD5 | Output voltage 5 V | $\begin{aligned} & \mathrm{l}_{\mathrm{VDD5} 5}=5 \text { to } 400 \mathrm{~mA} \\ & \mathrm{~V}_{\text {bat }}=6-18 \mathrm{~V} \end{aligned}$ | 4.9 | 5 | 5.1 | V |
|  | VDD5 | Transient load regulation | Square wave on VDD5, $\Delta \mathrm{I}_{\mathrm{DD} 5}= \pm 100 \mathrm{~mA} ; \mathrm{F}_{0}=5 \mathrm{kHz}$; $\mathrm{tr}=\mathrm{tf}=0.5 \mu \mathrm{~s}$; within the output current range NO reset occurs. $\begin{array}{r} C_{\text {out }}=1 \mu \mathrm{~F} \\ \mathrm{C}_{\text {out }}=10 \mu \mathrm{~F} \end{array}$ | $\begin{gathered} 4.8 \\ 4.85 \end{gathered}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{gathered} 5.2 \\ 5.15 \end{gathered}$ | V |
|  | $\mathrm{Sr}_{\text {power-up5 }}$ | Output voltage slew rate at power-up | $\mathrm{I}_{\text {vdd5 }}=50 \mathrm{~mA} ; \mathrm{C}_{\text {out }}=10 \mu \mathrm{~F}$ | 5 | 15 | 25 | V/ms |
|  | $\mathrm{V}_{\text {line_5 }}$ | Line regulation voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{VDD5}}=5 \text { to } 400 \mathrm{~mA} \\ & 6 \mathrm{~V}<\mathrm{Vb}<18 \mathrm{~V} \end{aligned}$ | - | - | 25 | mV |
|  | $V_{\text {load_5 }}$ | Load regulation voltage |  | - | - | 25 | mV |
|  | VDD5 ${ }_{\text {Drift }}$ | Total output VDD5 voltage drift | $\mathrm{C}_{\text {out }}=1 \mu \mathrm{~F}$ (parameter validated in reliability test) | - | - | 100 | mV |

Table 14. Linear 5 V regulator electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD5 | SVRvdD5 | Supply voltage 5 V rejection | $\begin{aligned} & \mathrm{C}_{\text {out }}=10 \mu \mathrm{~F} ; 4 \mathrm{Vpp}, \mathrm{VB} \text { mean } \\ & 9 \mathrm{~V}, \mathrm{f}=20 \mathrm{kHz} \end{aligned}$ | 40 | - | - | dB |
|  | VDD_OS | Max overshoot at switch on | $\begin{aligned} & \mathrm{V}_{\text {bat }}=18 \mathrm{VC}_{\text {out }}=1 \mu \mathrm{~F} \\ & \mathrm{R}_{\text {out }}=100 \mathrm{Ohm} \end{aligned}$ | - | - | 5.2 | V |
|  |  | Max overshoot exiting from cranking | Not tested, is guaranteed by design. | - | - | 5.2 | V |
|  | Tdelay_REG | - | Tested by scan ${ }^{(1)}$ | 0.75 | 1 | 1.25 | ms |
|  | VDD_UV_low | VDD5 undervoltage low threshold | - | 4.5 | - | $\begin{gathered} \text { VDD5 } \\ \text { (typ.) } \\ -150 \mathrm{mV} \end{gathered}$ | V |
|  | VDD_UV_hys | VDD5 undervoltage hysteresis | - | 50 | - | - | mV |
|  | VDD_UV_high | VDD5 undervoltage high threshold | - | 4.5 | - | $\begin{gathered} \hline \text { VDD5 } \\ \text { (typ.) } \\ -40 \mathrm{mV} \end{gathered}$ | V |
|  | VDD_OV_high | VDD5 overvoltage high threshold | - | 5.8 | - | 6.2 | V |
|  | VDD_OV_hys | VDD5 overvoltage hysteresis | - | 310 | - | 460 | mV |
|  | VDD_OV_low | VDD5 overvoltage low threshold | - | 5.5 | - | 5.9 | V |
|  | t_VDD5_OV | VDD5 overvoltage filter time | Tested by scan ${ }^{(1)}$ | - | 100 | - | $\mu \mathrm{s}$ |
|  | TfUV_Reset | VDD5 under voltage reset filter | Tested by scan ${ }^{(1)}$ | 25 | 50 | 75 | $\mu \mathrm{s}$ |
| VDD_G | VDD_G | External device voltage at pin VDD_G | $\mathrm{VB}=4.5 \mathrm{~V}$ | 9.5 | - | - | V |
|  | Vgs_clamp | External N-DMOS Vgs clamp | Iclamp $=20 \mathrm{~mA}$ | - | $\begin{aligned} & \text { VDD5 } \\ & +10 \end{aligned}$ | - | V |
|  | lg | Driver capability | $\mathrm{VB}=6-18 \mathrm{~V}$ <br> Open loop, $\text { VDD5 = VDD_G = } 0 \text { V }$ | 500 | - | - | $\mu \mathrm{A}$ |
|  | Ig_rdson | Driver capability | $\mathrm{VB}=4.5 \mathrm{~V}=\mathrm{VDD}$ _G, open loop, VDD5 = 0 V <br> (charge pump current capability to keep ext MOS in Rdson mode during crank) | 160 | - | - | $\mu \mathrm{A}$ |
| - | Fcp | Oscillator frequency | $\mathrm{VB}=6-18 \mathrm{~V}$ | $\begin{gathered} \text { Fcp } \\ \text { (typ.) } \\ -5 \% \end{gathered}$ | 9.984 | $\begin{aligned} & \text { Fcp } \\ & \text { (typ.) } \\ & +5 \% \end{aligned}$ | MHz |

1. All tests by scan parameters have $25 \%$ tolerance.

### 6.6 Charge pump

The L9779WD-SPI charge pump could be active if the battery supply voltage is smaller than 12 V or be permanently active by setting the capful bit enable or disable. Charge pump provides a permanent voltage of at least 5 V above Ubat when Ubat is higher than 6 V with an external load current at pin CP of $50 \mu \mathrm{~A}$ additional to the L9779WD-SPI internal loads.
Once Ubat overvoltage is detected (VB_OV_th $>28 \mathrm{~V}$ ), the charge pump will be switched off automatically no matter the cp _off bit status.

Figure 19. VDD5 overvoltage diagram


Figure 20. VDD5 vs battery: ramp-up diagram


Figure 21. VDD5 vs battery (ramp-down diagram)


Table 15. Linear 3.3 V regulator electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V3V3 | V3V3 | Output voltage 3.3 V | $\begin{aligned} & \mathrm{IV} 3 \mathrm{~V} 3=5-100 \mathrm{~mA} \\ & \mathrm{VB}=6-18 \mathrm{~V} \end{aligned}$ | 3.23 | 3.3 | 3.36 | V |
|  | V3V3 | Output voltage 3.3 V | Square wave on V3V3, $\Delta \mathrm{IV} 3 \mathrm{~V} 3=$ $\pm 20 \mathrm{~mA} ; \mathrm{f0}=5 \mathrm{kHz} ; \mathrm{tr}=\mathrm{tf}=0.5 \mu \mathrm{~s}$; within the output current range | 3.2 | 3.3 | 3.36 | V |
|  | $\mathrm{Sr}_{\text {power-up5 }}$ | Output voltage slew rate at power-up | $\begin{aligned} & \mathrm{I}_{\mathrm{V} 3 \mathrm{~V} 3}=12.5 \mathrm{~mA} \\ & \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} \end{aligned}$ | 4 | 12 | 20 | V/ms |
| V3V3 | $\mathrm{I}_{\text {V3V3_MAX }}$ | Output current limitation V3V3 | $\begin{aligned} & \mathrm{V} 3 \mathrm{~V} 3=3 \mathrm{~V} \\ & \mathrm{VB}=6-18 \mathrm{~V} \end{aligned}$ | 200 | - | 500 | mA |
|  | $\mathrm{V}_{\text {line_3 }}$ | Line regulation voltage | $\begin{aligned} & \mathrm{IV} 3 \mathrm{~V} 3=5-100 \mathrm{~mA} \\ & 6 \mathrm{~V}<\mathrm{VB}<18 \mathrm{~V} \end{aligned}$ | - | - | 25 | mV |
|  | $V_{\text {load_3 }}$ | Load regulation voltage | $\begin{aligned} & \mathrm{IV} 3 \mathrm{~V} 3=5-100 \mathrm{~mA} \\ & 6 \mathrm{~V} \text { < VB < } 18 \mathrm{~V} \end{aligned}$ | - | - | 25 | mV |
|  | V3V3 ${ }_{\text {Drift }}$ | Total output 3V3 voltage drift | $\mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F}$ (parameter validated by reliability test) | - | - | 100 | mV |
|  | $\mathrm{SVRV}_{3 \mathrm{~V} 3}$ | Supply voltage 3.3 V rejection | $\begin{aligned} & \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} ; \\ & 4 \mathrm{Vpp}, \mathrm{VB} \text { mean } 9 \mathrm{~V}, \mathrm{f}=20 \mathrm{kHz} \end{aligned}$ | 40 | - | - | dB |
|  | $\mathrm{V}_{\text {drop_out }}$ | - | VDD5 $=3.3 \mathrm{~V}$; IV3V3 $=100 \mathrm{~mA}$ | - | - | 200 | mV |
|  | V3V3_OS | Max overshoot at switch on | - | - | - | 3.45 | V |
|  | - | Max overshoot exiting from cranking*1 | Not tested, it is guaranteed by design | - | - | 3.45 | V |
|  | $\underset{3}{\text { TD_Start_V3V }}$ | Delay between VDD5> VDD_UV_high and V3V3 switch on | Tested by scan | - | - | 1 | ms |

Table 16. 5V tracking sensor supply electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VTRK_1 <br> VTRK_2 | $\Delta \mathrm{V}$ TRK | Output voltage tracking error | $\begin{array}{\|l\|} \hline \mathrm{VB}=6-18 \mathrm{~V} \\ 1 \mathrm{~mA}<\text { IVTRK }<100 \mathrm{~mA} \end{array}$ | $\begin{gathered} \hline \text { VDD5 } \\ -20 \end{gathered}$ | - | $\begin{aligned} & \text { VDD5 } \\ & +20 \end{aligned}$ | mV |
|  | IVTRK_MAX | Output current limitation VTRK1,2 | VTRK $=-1 \mathrm{~V}$ | 160 | - | 400 | mA |
|  | $\mathrm{V}_{\text {LINE_trk }}$ | Line regulation voltage VTRK | $\begin{aligned} & \mathrm{VB}=6-18 \mathrm{~V} \\ & 1 \mathrm{~mA}<\mathrm{IVTRK}<100 \mathrm{~mA} \\ & \text { Ctrk }=1 \mu \mathrm{~F} \end{aligned}$ | - | - | 20 | mV |
|  | $V_{\text {load_ }}$ trk | Load regulation voltage VTRK | $\begin{aligned} & \mathrm{VB}=6-18 \mathrm{~V} \\ & 1 \mathrm{~mA}<\mathrm{IVTRK}<100 \mathrm{~mA} \\ & \text { Ctrk }=1 \mu \mathrm{~F} \end{aligned}$ | - | - | 20 | mV |
|  | $\mathrm{I}_{\text {sink_VTRK }}$ | Short circuit reverse current | Output shorted to Vbat +2 V | - | - | 4 | mA |
|  | ITH_UVTRK | Over current threshold VTRK | $\mathrm{VB}=6-18 \mathrm{~V}$ | 101 | - | IVTRK_MAX | mA |
|  | $\mathrm{V}_{\text {TH_OVTRK }}$ | V threshold over voltage VTRK | Ramp on tracking output | 5.3 | - | - | V |
|  | SVR_VTRK | Supply voltage tracking rejection | $\begin{aligned} & \mathrm{C}_{\text {out }}=4.7 \mu \mathrm{~F} ; \mathrm{VDD5}=5 \mathrm{~V} \\ & 4 \mathrm{Vpp}, \mathrm{VB} \text { mean } 9 \mathrm{~V}, \\ & \mathrm{f}=20 \mathrm{kHz} \end{aligned}$ | 40 | - | - | dB |
|  | Rds ${ }_{\text {on }}$ | - | $\begin{array}{\|l\|} \hline \mathrm{VB}=4.8 \mathrm{~V} ; \\ \mathrm{I} \text { VTRK } 1,2=100 \mathrm{~mA} \end{array}$ | - | - | 3600 | $\mathrm{m} \Omega$ |
|  | Vos | Over shoot during power up | Cload $\geq 470 \mathrm{nF}$ tested with $1 \mu \mathrm{~F}$ | - | - | 5.5 | V |
|  |  |  | Cload < 470 nF tested with 100 nF | - | - | 6 | V |
|  | $\mathrm{V}_{\text {ov_f filer }}$ | Overvoltage filter time | Test by scan | 48 | 64 | 80 | $\mu \mathrm{s}$ |

### 6.7 Main relay driver

Figure 22. Main relay driver controlled by L9779WD-SPI


### 6.7.1 Main relay driver functionality description

Main relay driver MRD is controlled by L9779WD-SPI depending on the voltage levels at pins KEY_ON, VB and the power latch mode set by the $\mu \mathrm{C}$ as described in the previous sections.

The output stage MRD for main-relay-control is realized with a low-side-switch with integrated clamping at VCL voltage realized with a zener diode.

When VB is present (VB>VB_LV) the MRD driver is protected, in ON condition, against the over temperature fault. When the temperature is above junction the MRD is switched off. After $\theta_{\text {HYSTERESIS }}$ the MRD returns to normal operation automatically.

In case of MRD short to battery without VB present i.e. during start-up sequence, when the current exceeds the IOVC value, this pin will be switched off after a certain filter time TFILTEROVC; to turn on MRD again it is necessary a high to low transition on KEY_ON pin. Refer to scenario 5 (Figure 29).

In case of MRD short to battery with VB present i.e. during normal mode, when the current exceeds the IOVC value, this pin will be switched off after a certain filter time TFILTEROVC; the $u C$ can try to turn on the MRD using the command MRD_REACT until the VB voltage is above VB_UV. Below this threshold the MRD retries to switch on, then if the fault is still present the MRD switches off and to turn it on again it is necessary a high to low transition on KEY_ON pin. Refer to scenario 6-7-8 (Figure 30, 31 and 32).

In every condition the bit MRD_OVC reports that the MRD is currently off due to a previous over current event.

Diagnosis of MRD short to ground may be done as described in the power up/down management unit, switching off the MRD keeping alive all other regulators.

Table 17. Main relay driver electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MRD | $\mathrm{R}_{\text {DS-on }}$ | Drain -source resistance | $\begin{aligned} & \text { Iload }=0.4 \mathrm{~A} ; \mathrm{Vbat}=0 \text { \& } \\ & 13.5 \mathrm{~V} \end{aligned}$ | - | - | 2.4 | $\Omega$ |
|  | $\mathrm{IOUT}_{\text {Ik MRD }}$ | Output leakage current | $\begin{aligned} & \text { Vpin }=13.5 \mathrm{~V} \text {; Vbat }=0 \text { \& } \\ & 13.5 \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  | VS/R | Voltage S/R on/off | $\begin{aligned} & \mathrm{R}=21 \Omega, \mathrm{C}=10 \mathrm{nF} ; \\ & \text { Vbat }=0 \text { \& } 13.5 \mathrm{~V} \end{aligned}$ | 1 | - | 10 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | Vcl | Output clamping voltage | Vbat $=0$ \& 13.5 V | 42 | - | 55 | V |
|  | Imax | Output current | Design info |  | - | 0.6 | A |
|  | IOVC | Over current threshold | Vbat $=0$ \& 13.5 V | 0.7 | - | 1.4 | A |
|  | TFILTEROVC | Over current filtering time | Test by SCAN | 5.25 | 7 | 8.75 | us |
|  | VB_UV | VB threshold for MRD active | Vbat $=0$ \& 13.5 V | - | - | 4.15 | V |
|  | PW ${ }_{\text {clampSP }}$ | Clamp single pulse ATE test | lload $=0.5 \mathrm{~A}$; single pulse | - | - | 15 | mJ |
|  | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses reliability test | $\begin{aligned} & \text { Iload }=0.25 \mathrm{~A} \\ & \text { Freq }=1 \mathrm{~Hz} ; 1 \text { Mpulse } \end{aligned}$ | - | - | 4 | mJ |

### 6.7.2 MRD scenarios

Figure 23. Scenario 1a: Standard on/off MRD driver with NO power latch mode bit PSOFF = 0


Figure 24. Scenario 1b: Standard on/off MRD driver with NO power latch mode bit PSOFF = 1


Figure 25. Scenario 2: Standard on/off MRD driver with power latch mode bit PSOFF = 0


Figure 26. Scenario 3a: Deglitch concept on KEY_ON at start-up


Figure 27. Scenario 3b: Deglitch concept on KEY_ON during ON phase


Figure 28. Scenario 4: Non standard on, KEY_ON removed before VB present


Figure 29. Scenario 5: MRD overcurrent without VB


Figure 30. Scenario 6: permanent MRD overcurrent with VBPOR restart


Figure 31. Scenario 7 (temporary MRD overcurrent with VB POR restart)


Figure 32. Scenario 8 (temporary MRD overcurrent with VB $\mu \mathrm{C}$ commands restart)


### 6.8 Low-side switch function (LSa, LSb, LSd)

### 6.8.1 LSa function OUT 1 to 5 (Injectors)

Figure 33. LSa function OUT 1 to 5 (Injectors)


## LSa functionality description

LSa are 5 protected low-side drivers with diagnosis and over current protection circuit.
They are driven by logical-AND of SPI control bit and dedicated parallel input IN1...IN5.
The maximum current for OUT1 to 4 is 2.2 A while for OUT5 is 3 A.
When Reset_L9779 signal or OUT_DIS bit is asserted OUT_LSa is switched off.
When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.

The turn on/off time is fixed and the slew-rate is controlled.
Max Cload $=20 n F$.
Table 18. LSa electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OUT } \\ & 1 \text { to } 5 \end{aligned}$ | $\mathrm{R}_{\text {DS-on LSa }}$ | Drain source resistance | $\mathrm{l}_{\text {load }}=1.25 \mathrm{~A}$ | - | - | 0.72 | $\Omega$ |
|  | $\mathrm{IOUT}_{\text {lk }}$ | Output leakage current | V pin $=13.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  | VS/R | Voltage S/R on/off | Load: $8 \Omega, 10 \mathrm{nF}$ <br> From $80 \%$ to $30 \%$ of $\mathrm{V}_{\text {OUT }}$ | 2 | - | 6 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | VS/R GateKill | FAST VR/S off when an OVC fault happens | Load: $8 \Omega, 10 \mathrm{nF}$ <br> From $80 \%$ to $30 \%$ of $V_{\text {OUT }}$ | 5 | - | 20 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | T Turn-on_ LSa | Turn-on delay time | From command to 80\% VOUT, Load: $8 \Omega, 10 \mathrm{nF}$ | - | - | 6 | $\mu \mathrm{s}$ |
|  | T Turn-off_ LSa | Turn-off delay time | From command to $30 \%$ VOUT, Load: $8 \Omega, 10 \mathrm{nF}$ | - | - | 6 | $\mu \mathrm{s}$ |
|  | Vcl | Output clamping voltage | $\mathrm{I}_{\text {load }}=1.25 \mathrm{~A}$ | 53 | 58 | 63 | V |
|  | PW ${ }_{\text {clampSP }}$ | Clamp single pulse ATE test | $\mathrm{I}_{\text {load }}=1.25 \mathrm{~A}$ single pulse | - | - | 25 | mJ |

Table 18. LSa electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OUT } \\ & 1 \text { to } 4 \end{aligned}$ | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses Freq $=50 \mathrm{~Hz}$ (to be verified) | Tc $\leq 30^{\circ} \mathrm{C}$; I_OUT_n $\leq 1.8 \mathrm{~A}$ 13 Mio cycles | - | - | 7.5 | mJ |
|  |  |  | $\mathrm{Tc} \leq 65^{\circ} \mathrm{C}$; I_OUT_n $\leq 1.4 \mathrm{~A}$ 130 Mio cycles | - | - | 4 |  |
|  |  |  | $\mathrm{Tc} \leq 80^{\circ} \mathrm{C} ; \text { I_OUT_n } \leq 1.4 \mathrm{~A}$ 214 Mio cycles | - | - | 4 |  |
|  |  |  | $\mathrm{Tc} \leq 100^{\circ} \mathrm{C}$; I_OUT_n $\leq 1.4 \mathrm{~A}$ 175 Mio cycle | - | - | 4 |  |
|  |  |  | $\mathrm{Tc} \leq 115^{\circ} \mathrm{C}$; I_OUT_n $\leq 1.4 \mathrm{~A}$ 45 Mio cycle | - | - | 4 |  |
|  |  |  | Tc $\leq 130^{\circ} \mathrm{C}$; I_out_n $\leq 1.0 \mathrm{~A}$ 65 Mio cycle | - | - | 3 |  |
|  |  |  | Tc $\leq 145^{\circ} \mathrm{C}$; I_out_n $\leq 1.0 \mathrm{~A}$ 6 Mio cycle | - | - | 3 |  |
|  | Reverse voltage | Body diode reverse current voltage drop (valid for OUT5 also) | $\mathrm{I}=-2.2 \mathrm{~A}$ | -0.5 | - | -1.2 | V |
| OUT5 | PW clampSP | Clamp single pulse | Iload $=1.25 \mathrm{~A}$ single pulse | - | - | 25 | mJ |
|  | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses$\text { Freq = } 30 \mathrm{~Hz}$ | Tc $<30^{\circ} \mathrm{C}$; I_OUT5 $<0.7 \mathrm{~A}$ 21 Mio cycles | - | - | 17 |  |
|  |  |  | Tc < $65^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 70 Mio cycles | - | - | 14 |  |
|  |  |  | $\mathrm{Tc}<80^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 115.5 Mio cycles | - | - | 14 |  |
|  |  |  | Tc $<90^{\circ} \mathrm{C}$; I_OUT5 $<0.7 \mathrm{~A}$ 63 Mio cycles | - | - | 14 |  |
|  |  |  | Tc $<100^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 31.5 Mio cycles | - | - | 14 |  |
|  |  |  | Tc < $105^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 10.5 Mio cycles | - | - | 14 |  |
|  |  |  | Tc < $110^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 7 Mio cycles | - | - | 14 |  |
|  |  |  | Tc < $115^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 5.95 Mio cycles | - | - | 14 |  |
|  |  |  | Tc $<120^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 5.25 Mio cycles | - | - | 12 |  |
|  |  |  | Tc < $125^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 4.9 Mio cycles | - | - | 12 |  |
|  |  |  | Tc $<130^{\circ} \mathrm{C}$; I_OUT5 < 0.7 A 4.55 Mio cycles | - | - | 12 |  |

Table 18. LSa electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT5 | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses$\text { Freq }=30 \mathrm{~Hz}$ | Tc < $135^{\circ} \mathrm{C}$; I_OUT5 $<0.7 \mathrm{~A}$ 4.55 Mio cycles | - | - | 12 | mJ |
|  |  |  | Tc $<140^{\circ} \mathrm{C}$; I_OUT5 $<0.7 \mathrm{~A}$ 3.5 Mio cycles | - | - | 12 |  |
|  |  |  | Tc < $145^{\circ} \mathrm{C}$; I_OUT5 $<0.7 \mathrm{~A}$ 3.5 Mio cycles | - | - | 12 |  |

Table 19. LSa diagnosis electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OUT } \\ & 1 \text { to } 5 \end{aligned}$ | $\mathrm{R}_{\text {open load }}$ | Min resistor value open load detection | Not tested | 500 | - | - | k ת |
|  | $I_{\text {max }}$ | Output current | Not tested | - | 2.2 | - | A |
|  | lovc | Over current threshold | - | 3 | - | 6 | A |
|  | $\mathrm{T}_{\text {Fllterovc }}$ | Over current filtering time | Tested by scan | 2 | 3 | 4 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {FILTERdiaggoff }}$ | Filtering open load and short to gnd diag. off | Tested by scan | 35 | 50 | 65 | $\mu \mathrm{s}$ |
|  | Td_mask | Diagnosis Mask time after switch-off | Tested by scan | 300 | - | 500 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{HVT}}$ | Open load threshold voltage | - | $V_{\text {Outopen }}$ <br> $+120 \mathrm{mV}$ | - | 3 | V |
|  | $V_{\text {Outopen }}$ | Open load output voltage | Open load condition | 2.3 | - | 2.7 | V |
|  | $\mathrm{V}_{\text {LVT }}$ | Output short-circuit to GND voltage range threshold | - | 1.9 | - | $\begin{aligned} & V_{\text {Outopen }} \\ & -200 \mathrm{mV} \end{aligned}$ | V |
|  | Iout_PD | Output diagnostic pull down current Off state | Vpin $=5 \mathrm{~V}$ | 50 | - | 110 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { OUT } \\ & 1 \text { to } 5 \end{aligned}$ | Iout_pu | Output diagnostic pull up current Off state | V pin $=1.5 \mathrm{~V}$ | 110 | 160 | 210 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {topen }}$ | Open load threshold current | - | 30 | - | 90 | $\mu \mathrm{A}$ |

For OUT 5 only the following parameters are different respect to OUT1 to 4.
Table 20. LSa diagnosis electrical characteristics (OUT 5)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| OUT 5 | $\mathrm{I}_{\max }$ | Output current | Not tested | - | 3 | - | A |
|  | $\mathrm{I}_{\text {OVC }}$ | Over current threshold | - | 3.7 | - | 6.9 | A |

### 6.8.2 LSb function OUT6, 7 ( $O 2$ heater)

Figure 34. LSb function OUT6, 7 (O2 heater)


## LSb functionality description

LSb are 2 protected low-side drivers with diagnosis and over current protection circuit.
They are driven by logical-AND of SPI control bit and dedicated parallel input IN6, IN7.
The turn on/off time is fixed and the slew-rate is controlled.
When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.

The turn on/off time is fixed and the slew-rate is controlled.
Max Cload $=20 n F$.
Table 21. LSb electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT 6, 7 | $\mathrm{R}_{\text {DS-on LSb }}$ | Drain source resistance | $\mathrm{T}=-40^{\circ} \mathrm{C}, \mathrm{I}_{\text {load }}=3 \mathrm{~A}$ | 0.05 | - | 0.16 | $\Omega$ |
|  |  |  | $\mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{l}_{\text {load }}=3 \mathrm{~A}$ | 0.13 | - | 0.23 | $\Omega$ |
|  |  |  | $\mathrm{T}=130^{\circ} \mathrm{C}, \mathrm{l}_{\text {load }}=3 \mathrm{~A}$ | 0.21 | - | 0.47 | $\Omega$ |
|  | loutik | Output leakage current | - | - | - | 10 | $\mu \mathrm{A}$ |
|  | VS/R | Voltage S/R on/off | $\mathrm{R}=4.5 \Omega, \mathrm{C}=10 \mathrm{nF}$ <br> From $80 \%$ to $30 \%$ of $\mathrm{V}_{\text {OUT }}$ | 0.5 | - | 2.5 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | VS/R GateKill | FAST VR/S off when an OVC fault happens | Load: $8 \Omega, 10 \mathrm{nF}$ <br> From $80 \%$ to $30 \%$ of $\mathrm{V}_{\text {OUT }}$ | 5 | - | 20 | $\mathrm{V} / \mathrm{\mu s}$ |
|  | T Turn-on_LSb | Turn-on delay time | From command to $80 \% \mathrm{~V}_{\text {OUT }}$ Load: $4.5 \Omega, 10 \mathrm{nF}$ | - | - | 7.5 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {Turn-off_ }}$ LSb | Turn-off delay time | From command to $20 \% \mathrm{~V}_{\text {OUT }}$ Load: $4.5 \Omega, 10 \mathrm{nF}$ | - | - | 7.5 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{cl}}$ | Output clamping voltage | $\mathrm{l}_{\text {load }}=1.5 \mathrm{~A}$ | 41 | 45 | 49 | V |
|  | PW ${ }_{\text {clampSP }}$ | Clamp single pulse ATE test | $\mathrm{l}_{\text {load }}=1.5 \mathrm{~A}$; single pulse | - | - | 25 | mJ |

Table 21. LSb electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT 6, 7 | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses <br> Freq $=5 \mathrm{~Hz}$ Reliability Test | $\mathrm{Tc} \leq 30^{\circ} \mathrm{C} ; \text { I_OUT_n } \leq 1.8 \mathrm{~A}$ <br> 13 Mio cycles | - | - | 7.5 | mJ |
|  |  |  | $\mathrm{Tc} \leq 65^{\circ} \mathrm{C} ; \text { I_OUT_n } \leq 1.4 \mathrm{~A}$ 130 Mio cycles | - | - | 4 |  |
|  |  |  | $\mathrm{Tc} \leq 80^{\circ} \mathrm{C}$; I_OUT_n $\leq 1.4 \mathrm{~A}$ 214 Mio cycles | - | - | 4 |  |
|  |  |  | $\mathrm{Tc} \leq 100^{\circ} \mathrm{C} ; \text { I_OUT_n } \leq 1.4 \mathrm{~A}$ <br> 175 Mio cycle | - | - | 4 |  |
|  |  |  | $\mathrm{Tc} \leq 115^{\circ} \mathrm{C} ; \mathrm{I} \text { _OUT_n } \leq 1.4 \mathrm{~A}$ <br> 45 Mio cycle | - | - | 4 |  |
|  |  |  | $\mathrm{Tc} \leq 130^{\circ} \mathrm{C} ;$ I_OUT_n $\leq 1.0 \mathrm{~A}$ 65 Mio cycle | - | - | 3 |  |
|  |  |  | Tc $\leq 145^{\circ} \mathrm{C}$; I_OUT_n $\leq 1.0 \mathrm{~A}$ 6 Mio cycle | - | - | 3 |  |
|  | Reverse voltage | Body diode reverse current voltage drop | $\mathrm{I}=-5 \mathrm{~A}$ | -1.3 | -1 | -0.5 | V |

Table 22. LSb diagnosis electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT6, 7 | $I_{\text {max }}$ | Output current | Not tested | - | 5 | - | A |
|  | lovc | Over current threshold | $\mathrm{T}=-40^{\circ} \mathrm{C}$ | 8.6 | - | 12.4 | A |
|  |  |  | $\mathrm{T}=25^{\circ} \mathrm{C}$ | 8 | - | 11.2 | A |
|  |  |  | $\mathrm{T}=130^{\circ} \mathrm{C}$ | 7.8 | - | 9.9 | A |
|  | T ${ }_{\text {FILTEROVC }}$ | Over current filtering time | Tested by scan | 1.5 | - | 2.5 | $\mu \mathrm{s}$ |
|  | TFILTERdiaggof f | Filtering open load and short to GND diag. off | Tested by scan | 7 | - | 13 | $\mu \mathrm{s}$ |
|  | Td_mask | Diagnosis mask delay after switch-off | Tested by scan | 300 | - | 500 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{HVT}}$ | Open load threshold voltage | - | $V_{\text {Outopen }}$ <br> $+120 \mathrm{mV}$ | - | 3 | V |
|  | $V_{\text {Outopen }}$ | Open load output voltage | Open load condition | 2.3 | - | 2.7 | V |
|  | $\mathrm{V}_{\text {LVT }}$ | Output short-circuit to GND threshold voltage | - | 1.9 | - | $V_{\text {Outopen }}$ <br> $-200 \mathrm{mV}$ | V |
|  | Iout_PD | Output diagnostic pull down current OFF STATE | Vpin $=5 \mathrm{~V}$ | 50 | - | 110 | $\mu \mathrm{A}$ |
|  | lout_pu | Output diagnostic pull up current OFF STATE | V pin $=1.5 \mathrm{~V}$ | -210 | - | -108 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {topen }}$ | Open load threshold current | - | 30 | - | 90 | $\mu \mathrm{A}$ |

### 6.8.3 LSc function OUT20 (low current drivers)

Figure 35. LSc function OUT20 (low current drivers)


## LSc functionality description

LSc is 1 protected Low-Side drivers with diagnosis and over current protection circuit. The off state diagnosis (open load and short to GND) detection can be switched off by OFF_LCDR bit.

It is driven by logical-AND of SPI control bit for OUT20.
When Reset_L9779 signal or OUT_DIS bit is asserted OUT_LSc is switched off.
When an over current fault occurs, the driver switches off with faster slew rate in order to reduce the power dissipation.
The turn on/off time is fixed. During turn-off the slope is fixed by external RC load.
Max Cload $=20 n F$.
Table 23. LSc electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT20 | $\mathrm{R}_{\text {DS-on LSc }}$ | Drain source resistance | lload $=50 \mathrm{~mA}$ | - | - | 20 | $\Omega$ |
|  | $\mathrm{IOUT}_{\text {lk }}$ | Output leakage current | Vpin = 13.5 V @hot | - | - | 10 | $\mu \mathrm{A}$ |
|  | T Turn-on_LSb | Turn-on delay time | From command to 80\% $V_{\text {OUT; }}$ Load: $250 \Omega, 10 \mathrm{nF}$ | - | - | 5 | $\mu \mathrm{s}$ |
|  | T Turn-off_ LSb | Turn-off delay time | From command to 30\% $V_{\text {OUT; }}$ Load: $250 \Omega, 10 \mathrm{nF}$ | - | - | 5 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{cl}}$ | Output clamping voltage | $\mathrm{I}_{\text {load }}=50 \mathrm{~mA}$ | 40 | 45 | 50 | V |
|  | PW ${ }_{\text {clampSP }}$ | Clamp single pulse ATE test | - | - | - | 3.5 | mJ |
|  | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses Reliability Test | $\begin{aligned} & \mathrm{Tc} \leq 145{ }^{\circ} \mathrm{C} ; \\ & \text { I_OUT_n } \leq 0.03 \mathrm{~A} \\ & 0.5 \text { Mio cycles } \end{aligned}$ | - | - | 0.2 | mJ |
|  | Reverse voltage | Body diode reverse current voltage drop | $\mathrm{I}=-50 \mathrm{~mA}$ | -0.5 | -1 | -1.1 | V |

Table 24. LSc diagnosis electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT20 | lovc | Over current threshold | - | 70 | - | 130 | mA |
|  | $\mathrm{T}_{\text {FILTEROVC }}$ | Over current filtering time | Tested by scan | 2 | 4 | 5 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {FILTERdiagoff }}$ | Filtering open load and short to GND diag. off | Tested by scan | 35 | 50 | 65 | $\mu \mathrm{s}$ |
|  | Td_mask | Diagnosis mask delay after switch-off | Tested by scan | 300 | - | 500 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{HVT}}$ | Open load threshold voltage | - | $V_{\text {Outopen }}$ <br> $+160 \mathrm{mV}$ | - | 3 | V |
|  | $\mathrm{V}_{\text {Outopen }}$ | Output open load voltage | - | 2.3 | - | 2.7 | V |
|  | $\mathrm{V}_{\text {LVT }}$ | Output short-circuit to GND threshold voltage | - | 1.9 | - | $\begin{aligned} & V_{\text {Outopen }} \\ & -200 \mathrm{mV} \end{aligned}$ | V |
|  | Iout_PD | Output diagnostic pull down current Off state | Vpin $=5 \mathrm{~V}$ | 50 | - | 110 | $\mu \mathrm{A}$ |
|  | Iout_pu | Output diagnostic pull up current Off state | V pin $=1.5 \mathrm{~V}$ | 110 | 160 | 210 | $\mu \mathrm{A}$ |
|  | $I_{\text {topen }}$ | Open load threshold current | - | 30 | - | 110 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {S/R ON }}$ | Voltage R On | $\mathrm{R}=270 \mathrm{Ohm}$ <br> $\mathrm{C}_{\text {load }}=10 \mathrm{~F}$ <br> From 80\% to <br> $30 \%$ of $V_{\text {OUT }}$ | 2 | - | 6 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | $\mathrm{V}_{\text {S/R OFF }}$ | Voltage R Off |  | 5 | - | 14 | V/ $/ \mathrm{s}$ |

### 6.8.4 LSd function OUT13 to 18 (relay drivers)

Figure 36. LSd function OUT13 to 18 (relay drivers)


## LSd functionality description

LSd are 6 protected Low-Side drivers with diagnosis, and over current protection circuit.
They are driven via SPI interface.
When Reset_L9779 signal or OUT_DIS bit is asserted OUT_LSd is switched off.
The turn on/off time is fixed and the slew-rate is controlled.
OUT13 and OUT14 are able to remain active also during crank pulse when the battery voltage on the VB pin goes below the level VB_LV for a period of time THOLD, this time lapse calculation is triggered by the falling edge of RST. In this situation VDD5 is below undervoltage threshold (VDD_UV) and the micro controller is in reset condition. During the THOLD time the VDD5 supply and the micro controller have to recover and take over control of the output. Otherwise the output is switched OFF after the THOLD time.

The low battery functionality can be enabled/disabled through bit OUT13_EN_LB and OUT14_EN_LB of CONF_REG7.

Table 25. LSd electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OUT } \\ & 13 \text { to } 18 \end{aligned}$ | $\mathrm{R}_{\text {DS-on LSd }}$ | Drain source resistance | $\mathrm{l}_{\text {load }}=0.6 \mathrm{~A}$ | - | - | 1.5 | $\Omega$ |
|  | $\mathrm{IOUT}_{\text {lk }}$ | Output leakage current | V pin $=13.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{S} / \mathrm{R}}$ | Voltage S/R on/off | $\mathrm{R}=21 \Omega, \mathrm{C}=10 \mathrm{nF}$ <br> From $80 \%$ to $30 \%$ of $\mathrm{V}_{\text {OUT }}$ | 2 | - | 6 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{S} / \mathrm{R} \text { GateKill }}$ | FAST $V_{R / S}$ off when an OVC fault happens | Load: $8 \Omega, 10 \mathrm{nF}$; From $80 \%$ to $30 \% \mathrm{~V}_{\text {OUT; }}$ | 5 | - | 30 | $\mathrm{V} / \mu \mathrm{s}$ |
|  | TTurn-on_LSd | Turn-on delay time | From command to 80\% $V_{\text {OUT }}$ <br> Load: $21 \Omega$, 10 nF | - | - | 6 | $\mu \mathrm{s}$ |
|  | T Turn-off_LSd | Turn-off delay time | From command to $30 \%$ $V_{\text {OUT }}$ <br> Load: $21 \Omega, 10 \mathrm{nF}$ | - | - | 6 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{cl}}$ | Output clamping voltage | $\mathrm{l}_{\text {load }}=0.6 \mathrm{~A}$ | 40 | 45 | 50 | V |

Table 25. LSd electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT 13 to 18 | PW ${ }_{\text {clampSP }}$ | Clamp single pulse ATE test | $\mathrm{I}_{\text {load }}=0.6 \mathrm{~A}$; single pulse | - | - | 15 | mJ |
|  | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses Freq $=1 \mathrm{~Hz}$ (to be verified) Reliability Test | $\begin{aligned} & \mathrm{Tc} \leq 30^{\circ} \mathrm{C} ; \\ & \text { I_OUT_n } \leq 0.45 \mathrm{~A} \\ & 1 \text { Mio cycles } \end{aligned}$ | - | - | 6.5 | mJ |
|  |  |  | $\begin{aligned} & \mathrm{Tc} \leq 80^{\circ} \mathrm{C} ; \\ & \text { I_OUT_n } \leq 0.3 \mathrm{~A} \\ & 25 \text { Mio cycle } \end{aligned}$ | - | - | 6.5 |  |
|  |  |  | $\begin{array}{\|l} \mathrm{TC} \leq 100^{\circ} \mathrm{C} ; \\ \mathrm{I} \_\mathrm{OUT} \text { _n } \leq 0.3 \mathrm{~A} \\ 20 \mathrm{Mio} \text { cycle } \\ \hline \end{array}$ | - | - | 6.5 |  |
|  |  |  | Tc $\leq 130^{\circ} \mathrm{C}$; I_OUT_n $\leq 0.3 \mathrm{~A}$ <br> 5 Mio cycle | - | - | 5.5 |  |
|  | Reverse voltage | Body diode reverse current voltage drop | $\mathrm{I}=-0.6 \mathrm{~A}$ | -0.5 | -1 | -1.1 | V |

Min/Max of Reverse Current will be added after BA characterization.
Table 26. LSd diagnosis electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT <br> 13 to 18 | $\mathrm{R}_{\text {open load }}$ | Min resistor value open load detection | Not tested | 500 | - | - | k $\Omega$ |
|  | $I_{\text {max }}$ | Output current | Not tested | - | 0.6 | - | A |
|  | lovc | Over current threshold | - | 1 | - | 2 | A |
|  | $\mathrm{T}_{\text {FILTEROVC }}$ | Over current filtering time | Tested by scan | 2 | 4 | 5 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {FILTERdiagoff }}$ | Filtering open load and short to GND diag. off | Tested by scan | 35 | 50 | 65 | $\mu \mathrm{s}$ |
|  | Td_mask | Diagnosis mask delay after switch-off | Tested by scan | 300 | - | 500 | $\mu \mathrm{s}$ |
|  | $\mathrm{V}_{\mathrm{HVT}}$ | Output voltage open load threshold | - | $V_{\text {Outopen }}$ <br> $+120 \mathrm{mV}$ | - | 3 | V |
|  | Voutopen | Output open load voltage | Open load condition | 2.3 | - | 2.7 | V |
|  | $\mathrm{V}_{\text {LVT }}$ | Output short-circuit to GND threshold voltage | - | 1.9 | - | $V_{\text {Outopen }}$ <br> $-200 \mathrm{mV}$ | V |
|  | IOUT_PD | Output diagnostic pull down current off state | $\mathrm{V}_{\mathrm{pin}}=5 \mathrm{~V}$ | 50 | - | 110 | $\mu \mathrm{A}$ |
|  | Iout_pu | Output diagnostic pull up current off state | $\mathrm{V}_{\text {pin }}=1.5 \mathrm{~V}$ | -210 | - | -108 | $\mu \mathrm{A}$ |

Table 26. LSd diagnosis electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| OUT <br> 13 to 18 | I topen | Open load threshold <br> current | - | 30 | - | 90 | $\mu \mathrm{~A}$ |
| OUT13, 14 | $\mathrm{T}_{\text {HOLD }}$ | Switch on to off delay <br> during low battery <br> voltage operation | Tested by scan | 400 | - | 800 | ms |
|  | VB_UV | VB voltage threshold <br> for low battery function | - | - | - | 4.15 | V |

Figure 37. Behavior of OUT13, 14, 21, 25 with VB = VB_UV for a time shorter than Thold and with a valid ON condition


Figure 38. Behavior of OUT13, 14, 21, 25 with VB = UB_UV for a time longer than
Thold and with a valid ON condition


Figure 39. Behavior of OUT13, 14, 21, 25 with VB that drops lower than POR threshold during cranking


### 6.9 LSa, LSb, LSc, LSd diagnosis

Each channel locally detects and writes its own fault or no-fault condition (codified on 2 bit according to the table FAULT ENCODING CONDITION).

- short circuit to battery or overcurrent for all the outputs during ON condition.
- open load or short to GND during OFF condition.

The faults are latched and reset every Read Diag operation.
In OFF condition the first fault detected is latched and can be overwritten only by the ON condition fault.

Channel "on"

## Short to Vb:

Current diagnosis is the result of a comparison between driver load current and internal IOVC thresholds.

If: $I_{\text {LOAD }}>$ IOVC for $t>T_{\text {FILTEROVC }}$ the driver is switched off and the fault is set, latched and reset every Read Diag operation.

When the fault occurs the driver is switched off with a controlled slew-rate.
The driver switches on AGAIN in the following conditions:

- If command goes LOW and then HIGH again
- If command remains active the driver is switched automatically on at every Read Diag operation.


## Short to GND:

Not available.
Open Load:
Not available.

## Channel "off"

## Short to Vb:

Not available.

## Short to GND \& open load:

In open load condition an internal circuit drives the OUTx voltage to VOUTOPEN with a maximum pull-up/down current of IOUT_PU and IOUT_PD.

Diagnosis is done comparing driver output voltage with internal voltage thresholds VHVT and VLVT: if the voltage is below VLVT a short to GND is detected, if the voltage is above VLVT and below VHVT an open load is detected and if the voltage is above VHVT no fault is present.

Diagnosis status is masked for Td_mask time after the off event occurs to allow the output voltage to reach the proper value.

Short to GND and open load are filtered with $\mathrm{T}_{\text {FILTERdiagoff }}$ time.
Diag status is latched and reset at every Read Diag operation.

For LSc(OUT20) the IOUT_PD/IOUT_PU can be switched off by OFF_LCDR bit and therefore the Open Load and Short To GND detections are not available.

Figure 40. LSx diagnosis circuit


Table 27. Fault encoding condition

| Bit $\mathbf{n + 1}$ | Bit $\mathbf{n}$ | Description |
| :---: | :---: | :--- |
| 1 | 1 | Power stage OK no Fail |
| 0 | 1 | Open Load OL |
| 1 | 0 | Short circuit to VB/over current SGB |
| 0 | 0 | Short circuit to GND SCG |

Figure 41. Fault encoding condition diagram


Figure 42. LSx ON/OFF slew rate control diagram


### 6.10 Ignition pre-drivers (IGN1 to 4)

Figure 43. Ignition-pre drivers (IGN1 to 4) circuit


### 6.10.1 Ignition pre-drivers functionality description

The 4 ignition pre-drivers are push-pull output with diagnosis and over current protection circuit. They can drive IGBT Darlington transistors.
The load is switched on with a current and switched off with I_LS_cont current.
They are driven by logical-AND of SPI control bit and dedicated parallel input IGN1...IGN4.
When Reset_L9779 signal or OUT_DIS bit is asserted, output IGNx becomes high impedance.

By SPI command it is possible to have the low-side stage always off, in this case there is an external pull down resistor that discharges The IGNx output in Off phase. This Bit is present in CONFIG_REG2 bit0 and its name is LS_IGN_OFF.

Table 28. Ignition pre-drivers electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IGN1 to 4 | VDD5 | Supply voltage range | Info only | 4.9 | - | 5.1 | V |
|  | Vign | Output voltage high level | I_cont $=15 \mathrm{~mA}$ | 4.35 | - |  | V |
|  | $l_{\text {leak_out }}$ | Leakage current | - | -10 | - | 10 | $\mu \mathrm{A}$ |
|  | I_lim | High-side current limitation | - | 19 | - | 33 | mA |
|  | I_LS_cont | LS path continuous current capability | Add also the $\mathrm{R}_{\mathrm{DSON}}$ Test | - | - | 30 | mA |
|  | $\begin{aligned} & \text { I_LS_RD } \\ & \text { S on } \end{aligned}$ | LS RDSON | - | 3 | - | 14 | $\Omega$ |
|  | IOVC | High side over current detection | - | 7 | - | 14 | mA |
|  | VLVT | Output short-circuit to Gnd threshold voltage | - | 1.6 | 1.8 | 2 | V |
|  | Vign_scb | SCB detection voltage | - | $\begin{aligned} & \text { VDD5 } \\ & +0.1 \mathrm{~V} \end{aligned}$ | - | $\begin{aligned} & \text { VDD5 } \\ & +2 \mathrm{~V} \end{aligned}$ | - |
|  | Iol | OL detection current | - | 100 | - | 850 | $\mu \mathrm{A}$ |
|  | $\mathrm{T}_{\text {don }}$ | Output on delay time | Clgn $=10 \mathrm{nF}$ | - | - | 10 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {ign_filt }}$ | OVC/Open load diagnosis filter time, Test by scan | - | 50 | - | 100 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\mathrm{r}}$ | Output on rise time | Clgn $=10 \mathrm{nF}$ | - | - | 10 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {doff }}$ | Output off delay time | Clgn $=10 \mathrm{nF}$ | - | - | 10 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\mathrm{f}}$ | Output off fall time | Clgn $=10 \mathrm{nF}$ | - | - | 10 | $\mu \mathrm{s}$ |
|  | $\mathrm{R}_{\text {load }}$ | Resistive load | For info only | 1 | - | 10 | k $\Omega$ |
|  | $\mathrm{C}_{\text {out }}$ | Output capacitance loads | For info only | 4 | - | 15 | nF |

Figure 44. Ignition-pre drivers (IGN1 to 4) diagram


### 6.10.2 Ignition pre-driver diagnosis

Each channel locally detects and writes its own fault or no-fault condition (codified on 2 bit according to Table 27: Fault encoding condition).
The detected faults are:

- IGNx short circuit to battery (SCB)
- IGNx open load (OL)
- IGNx short to GND (SCG)


## Short to GND

This diagnosis is made in two different ways based on the status of IGN_DIA_SGEN.
If IGN_DIA_SGEN = 1
When the IGNx is on, if for a time longer than Tign_filt, the current is bigger than IOVC, the short to GND fault is detected and the IGNx output becomes high impedance, the fault is latched and is reset at every Read Diag operation.

$$
\text { If IGN_DIA_SGEN = } 0
$$

When the IGNx is on, if for a time longer than Tign_filt, the voltage of IGNx is lower than VLVT, the short to GND fault is detected and the IGNx output becomes high impedance, the fault is latched and is reset every Read Diag operation.
The high impedance is removed and IGNx is driven by the command:

- after a Read Diag operation
- if command is switched OFF and ON again.


## Open load

When IGNx is on, if for a time longer than Tign_filt, the current is below lol the open-load fault is detected, latched and it is reset at every Read Diag operation. IGNx remains always driven.

## Short circuit to battery

When the load is on, if the voltage of IGNx is bigger than the Vign_scb threshold for a time longer than Tign_filt the SCB fault is detected and the output IGNx becomes high impedance.

When the load is off, if the voltage of IGNx is bigger than the Vign_scb threshold for a time longer than Tign_filt the SCB fault is detected and the output IGNx becomes high impedance.

The SCB fault has a higher priority with respect to the OL fault.
According to the IGN_DIA_MODE bit, two behaviours are possible:

1. Latch mode

The fault is latched and is reset at every Read Diag operation.
The high impedance is removed and IGNx is driven by the command:

- after a Read Diag operation
- if the command is switched OFF and ON again.

2. No latch mode

The fault is not latched and if the voltage of IGNx is lower than the Vign_scb threshold for a time longer than Tign_filt the fault state disappears and the high impedance is removed.

### 6.11 Configurable power stages (CPS) (OUTA to OUTD)

### 6.11.1 Configurable power stages functionality description

L9779WD-SPI half bridges with 1 low side N -channel power stage and 1 high side P channel power stages [OUTA to OUTD] that can be arranged as follows using the CPS_CONF bit (default H-bridge):

- The low side of each half can be connected in parallel to obtain a low side driver with lower Rdson resistance.
For three reasons outputs are switched in parallel:
a) to increase current capability (please see electrical characteristic)
b) to reduce power dissipation (please see electrical characteristic)
c) to increase clamp energy capability (please see electrical characteristic) The max. clamping energy is probably less than the sum of the corresponding max. clamping energies.
Parallel connection of Low-side power stages is possible as the control bit to turn-on and off the power stages is allocated in the same register. Unlike the H-bridge configuration, no coherency check is done.

When configured for stepper motor driving the motor movement is controlled through bit EN, DIR and PWM input SPI bit (see Table 29).

In single power stage configuration HS and LS power stages (OUT21...OUT28) can be used as single power stages, and any of them can be connected in parallel to each other (same type).

Stepper is controlled by the logic AND between PWM input pin and PWM SPI bit. Thus to control it by PWM input, SPI PWM bit must be set first, and to do it by SPI PWM bit, PWM input pin must be set first.

If the bit EN=1, the writing of bit PWM from 0 to 1 leads to the next step of the turn on sequence. The writing of bit PWM to 0 left unchanged the MOS of the bridge that is ON . The step is done only if the PWM bit goes from 0 to 1.
The order of the turn-on sequence is defined by the bit DIR.
Table 29. Configuration of the stepper motor

| PWM | EN | DIR | H-bridge 1 Power on | H-bridge 2 Power on |
| :---: | :---: | :---: | :---: | :---: |
| $X$ | 0 | X | None | None |
| 1 | 1 | 1 | OUTA_HS, OUTB_LS | OUTD_HS, OUTC_LS |
| 1 | 1 | 1 | OUTA_HS, OUTB_LS | OUTC_HS, OUTD_LS |
| 1 | 1 | 1 | OUTB_HS, OUTA_LS | OUTC_HS, OUTD_LS |
| 1 | 1 | 1 | OUTB_HS, OUTA_LS | OUTD_HS, OUTC_LS |
| 1 | 1 | 0 | OUTA_HS, OUTB_LS | OUTD_HS, OUTC_LS |
| 1 | 1 | 0 | OUTB_HS, OUTA_LS | OUTD_HS, OUTC_LS |
| 1 | 1 | 0 | OUTB_HS, OUTA_LS | OUTC_HS, OUTD_LS |
| 1 | 1 | 0 | OUTA_HS, OUTB_LS | OUTC_HS, OUTD_LS |

The initial stepper position, after power-on, is the one with OUTA_HS, OUTB_LS ON in Hbridge1 and with OUTD_HS, OUTC_LS ON in Hbridge2.

If configured as H -bridges the internal logic prohibits that the low-side and the high-side switch of the same half-bridge will be switched on simultaneously.

In the below diagram the stepper motor operation is available.

Figure 45. Stepper motor operation diagram


The writing of DIR bit and PWM bit cannot be done in the same time, at least two consecutive SPI frames are necessary.(if done the stepper will move one step in the old direction).

The writing of EN bit and PWM bit cannot be done in the same time, at least two consecutive SPI frames are necessary. (If done it is supposed that only the EN bit has been received).

Table 30. Half bridge 1

| H-bridge1 | Comment | Nominal <br> current | Ron max | Switch off <br> current <br> (min.) | Clamping <br> (typ.) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTA | High-side P-Ch | 0.6 A | $1.7 \Omega$ | 1 A | $\mathrm{~N} / \mathrm{A}$ |
|  | Low-side N-Ch | 0.6 A | $1.5 \Omega$ | 1 A | 45 V |

Table 31. Half bridge 2

| H-bridge2 | Comment | Nominal <br> current | Ron max | Switch off <br> current <br> (min.) | Clamping <br> (typ.) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTB | High-side P-Ch | 0.6 A | $1.7 \Omega$ | 1 A | $\mathrm{~N} / \mathrm{A}$ |
|  | Low-side N-Ch | 0.6 A | $1.5 \Omega$ | 1 A | 45 V |

Table 32. Half bridge 3

| H-bridge3 | Comment | Nominal <br> current | Ron max | Switch off <br> current <br> (min.) | Clamping <br> (typ.) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTC | High-side P-Ch | 0.6 A | $1.7 \Omega$ | 1 A | $\mathrm{~N} / \mathrm{A}$ |
|  | Low-side N-Ch | 0.6 A | $1.5 \Omega$ | 1 A | 45 V |

Table 33. Half bridge 4

| H-bridge4 | Comment | Nominal <br> current | Ron max | Switch off <br> current <br> (min.) | Clamping <br> (typ.) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTD | High-side P-Ch | 0.6 A | $1.7 \Omega$ | 1 A | $\mathrm{~N} / \mathrm{A}$ |
|  | Low-side $\mathrm{N}-\mathrm{Ch}$ | 0.6 A | $1.5 \Omega$ | 1 A | 45 V |

Figure 46. Stepper motor driver: H-bridge1


GAPGPS02419

Figure 47. Stepper motor driver: H-bridge2


GAPGPSO2420

### 6.11.2 Diagnosis of configurable power stages (CPS)

All CPS have fault diagnostic functions:

- Short-circuit to battery voltage: (SCB) can be detected if switches are turned on
- Short-circuit to ground: (SCG) can be detected if switches are turned off
- Open load:
- Over temperature:
(OL) can be detected if switches are turned off
(OT) will be detected with the general thermal warning(OT2)

Diagnosis is different for configuration as full-bridges or as single power stages. The faults are coded in different way and are stored in diagnostic registers.

In each configuration the registers can be read via SPI. With the beginning of each read cycle the registers are cleared automatically.

In each configuration there is one central diagnostic bit F2 for fault occurrence at any output.

### 6.11.3 Diagnosis of CPS [OUTA to OUTD] when configured as H-bridges

Stepper motor driver OFF diagnosis (output in high impedance state).
In OFF condition Short to GND/Short to VB or Open Load condition is continuously detected through a deglitch filter Tdgc_off, after Tmask_step masking time to filter ON/ OFF transition. To avoid false diagnostic due to motor residual movement, the off command (EN bit=0) must be sent Tsettle time after the last valid on command PWM bit written to 1 (one couple of HS and LS switched on). A fault longer than deglitch time is latched.
Off state diagnostic fault can be overwritten by on state fault.
Off state fault does not prevent the stepper from switching on. The latched fault is cleared by reading the diagnosis data registers via SPI - and so resetting the diagnosis registers.

An Off state due to a wrong command sent by SPI interface does not activate the Off diagnosis.
Stepper motor driver ON diagnosis (Output driven by SPI CONTR_REG bit)
In ON condition when over current fault is detected and validated after digital filtering time Tdgc_ON, the bridge is turned OFF and the fault is latched. The bridge is turned ON again by SPI command. The latched fault is cleared by reading the diagnosis data registers via SPI and so resetting the diagnosis registers.
Over current fault has higher priority over OFF condition faults.
Each Bridge has dedicated fault diagnosis register H1_DIAG, H2_DIAG.
In ON condition if the current in the load current is lower than I_OPEN_LOAD for a time longer than Tdgc_ol_on, an Open load condition is detected
It could be necessary two steps of the stepper motor operation to detect the real kind of fault, in this case as first diagnosis the fault is "Fault detection running" and with the next PWM command it is possible to understand if the fault is an OPEN LOAD or an OVERCURRENT/SHORT to GND.

The Faults "DETECTION_RUNNING" \& " OPEN LOAD" are latched during the during rise \& fall edge of low-side driver command, if the fault disappeared during these phases the fault condition is no latched:

- The FAULT DETECTION RUNNING is no latched, the fault comes back to 0 if the current becomes higher than open load threshold, before the switch off of low-side driver.
- The FAULT OPEN LAOD is no latched, the fault comes back to 0 if the current becomes higher than open load threshold, before the switch off of low-side driver.

A diagnostic read will clear the "fault detection running" flag. Anyway the diagnostic will restart.

Figure 48. Stepper motor driver "off" diagnosis time diagram


Figure 49. Stepper motor driver diagnosis I-V relationship diagram


Note: $\quad$ this wave shows the I/V relationship of pin current and pin voltage when OUTA(OUTC) short to OUTB(OUTD) and force the pin voltage from 0 V to VB in typical condition. For example, when pin voltage of OUTA $=$ OUTB $=1.5 \mathrm{~V}$, the pull up/down current is about $-50 \mu \mathrm{~A}$ for OUTA and about $14 \mu A$ for OUTB. When pin voltage of OUTA $=$ OUTB $=5 \mathrm{~V}$, the pull up/down current is about $40 \mu A$ for OUTA and about $220 \mu A$ for OUTB.

Figure 50. Open load detection during "on" phase


Figure 51. Open load detection during "on" phase


Figure 52. Short to GND detection during "on" phase


Table 34. Stepper configuration electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OUT } \\ & \text { A to D } \end{aligned}$ | $\mathrm{V}_{\text {Outnorm }}$ | OUT(21,22), <br> OUT(23,24), <br> OUT $(25,27)$, <br> OUT $(26,28)$ output voltage | OUT $(21,22)$ short to OUT( 23,24 ); <br> OUT $(25,27)$ short to OUT $(26,28)$; | 2.3 | - | 2.7 | V |
|  | $\mathrm{H}_{\text {VTH }}$ | Diagnostic high threshold | Driver in OFF condition | $\begin{aligned} & \mathrm{V}_{\text {Outnorm }} \\ & +120 \mathrm{mV} \end{aligned}$ | - | 3 | V |
|  | $\mathrm{L}_{\text {VTH }}$ | Diagnostic low threshold | Driver in OFF condition | 1.9 | - | $\begin{aligned} & V_{\text {Outnorm }} \\ & -200 \mathrm{mV} \end{aligned}$ | V |
|  | lovc | Over current threshold | - | 1 | - | 2.1 | A |
|  | I_OPEN_LOAD | Output open load threshold current | - | 10 | - | 90 | mA |
|  | $\begin{aligned} & \text { IOUT_PD_A+B } \\ & \text { or C+D } \end{aligned}$ | Output diagnostic pull down current OFF STATE | V pin $=5 \mathrm{~V}$ | 200 | - | 350 | $\mu \mathrm{A}$ |
|  | IOUT_PU_A+B or $C+\bar{D}$ | Output diagnostic pull up current OFF STATE | V pin $=1.5 \mathrm{~V}$ | 50 | - | 150 | $\mu \mathrm{A}$ |
|  | $\mathrm{R}_{\text {openl }}$ | Open load resistor threshold | Application note | 150 | - | - | k $\Omega$ |
|  | Tdgc_ON | Deglitch filter time in ON condition | Test by scan | -25\% | 10 | +25\% | $\mu \mathrm{s}$ |
|  | Tdgc_OFF | - | Test by scan | -25\% | 125 | +25\% | $\mu \mathrm{s}$ |
|  | Tdgc_ol_on | - | Test by scan | -25\% | 20 | +25\% | $\mu \mathrm{s}$ |

Table 34. Stepper configuration electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| OUT21...28 | Tmask_step | - | Test by scan | $-25 \%$ | 1 | $+25 \%$ | ms |
|  | Tsettle | - | For information only; <br> No tested | 100 | - | - | ms |
|  | T_PWM | Operating frequency | For information only; <br> No tested | 50 | - | - | $\mu \mathrm{s}$ |

### 6.11.4 Diagnosis of CPS OUTA, B, C, D when configured as single low side power stages

For the low side the diagnosis is the same as LSd (see Section 6.9).
Each channel locally detects and writes its own fault or no-fault condition (codified on 2 bit according to Table 27: Fault encoding condition).

- Short circuit to battery or overcurrent for all the outputs during ON condition.
- Open load or short to GND during OFF condition.

The faults are latched and reset at every Read Diag operation.
In OFF condition the first fault detected is latched and can be overwritten only by the ON condition fault.

## Electrical and diagnosis characteristics of OUTA, B, C, D when configured as single power stages

Same parameter and diagnosis function as LSd.
Table 35. Electrical and diagnosis characteristics of OUTA, B, C, D when configured as single power stages

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTA, OUTB, OUTC, OUTD | $\mathrm{R}_{\text {DS-on LSd }}$ | Drain source resistance | $\mathrm{l}_{\text {load }}=0.6 \mathrm{~A}$ | - | - | 1.5 | $\Omega$ |
|  | $\mathrm{IOUT}_{\text {lk }}$ | Output leakage current | Vpin $=13.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{S} / \mathrm{R}}$ | Voltage S/R On/off | $\mathrm{R}=21 \Omega, \mathrm{C}=10 \mathrm{nF}$ <br> From $80 \%$ to $30 \%$ of $\mathrm{V}_{\text {OUT }}$ | 2 | - | 6 | V/us |
|  | $\mathrm{V}_{\text {S/R GateKill }}$ | Fast VR/S off when an OVC fault happens | Load: $8 \Omega$, 10 nF - from $80 \%$ to $30 \%$ of VOUT | 5 | - | 30 | V/ $/ \mathrm{s}$ |
|  | T Turn-On_LSd | Turn-on delay time | From command to 80\% $V_{\text {OUT }}$ Load: $21 \Omega$, 10nF | - | - | 6 | $\mu \mathrm{s}$ |
|  | T Turn-Off_ LSd | Turn-off delay time | From command to $30 \%$ $V_{\text {OUT }}$ Load: $21 \Omega$, 10 nF | - | - | 6 | $\mu \mathrm{s}$ |
|  | Vcl | Output clamping voltage | $l_{\text {load }}=0.6 \mathrm{~A}$ | 46 | 48 | 50 | V |
|  | PW ${ }_{\text {clampSP }}$ | Clamp single pulse ATE test | $\mathrm{I}_{\text {load }}=0.6 \mathrm{~A}$; single pulse | - | - | 15 | mJ |
|  | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses <br> Freq $=1 \mathrm{~Hz}$ <br> (to be verified) Reliability Test | $\begin{aligned} & \mathrm{Tc} \leq 30^{\circ} \mathrm{C} ; \\ & \text { l_OUT_n } \leq 0.45 \mathrm{~A} \\ & 1 \text { Mio cycles } \end{aligned}$ | - | - | 6.5 | mJ |
|  |  |  | $\begin{aligned} & \mathrm{Tc} \leq 80^{\circ} \mathrm{C} ; \\ & \text { I_OUT_n } \leq 0.3 \mathrm{~A} \\ & 25 \text { Mio cycle } \end{aligned}$ | - | - | 6.5 |  |
|  |  |  | $\begin{aligned} & \mathrm{Tc} \leq 100^{\circ} \mathrm{C} ; \\ & \mathrm{I} \_ \text {OUT_n } \leq 0.3 \mathrm{~A} \\ & 20 \text { Mio cycle } \\ & \hline \end{aligned}$ | - | - | 6.5 |  |
|  |  |  | $\begin{aligned} & \mathrm{Tc} \leq 130^{\circ} \mathrm{C} ; \\ & \mathrm{I} \_ \text {OUT_n } \leq 0.3 \mathrm{~A} \\ & 5 \text { Mio cycle } \end{aligned}$ | - | - | 5.5 |  |
|  | Reverse voltage | Body diode reverse current voltage drop | $\mathrm{I}=-0.6 \mathrm{~A}$ | -0.5 | -1 | -1.1 | V |

## Electrical characteristics of OUTA, B, C, D when configured as single power stages connected in parallel

When the low side drivers are connected in parallel (in pair) to obtain a low side driver with a lower resistance, OUTA with OUTB and OUTC with OUTD, for example the following parameters are valid:

Table 36. Electrical characteristics of OUTA, B, C, D when configured as single power stages connected in parallel

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTA, OUTB, OUTC, OUTD | Imax | Output current | Not tested | - | 1.2 | - | A |
|  | R ${ }_{\text {DS-on LSd }}$ | Drain source resistance | $\mathrm{l}_{\text {load }}=1.2 \mathrm{~A}$ | - | - | 0.75 | $\Omega$ |
|  | $\mathrm{IOUT}_{\text {Ik }}$ | Output leakage current | (1) | - | - | 10 | $\mu \mathrm{A}$ |
|  | VS/R | Voltage S/R on/off |  | 2 | - | 6 | - |
|  | $\mathrm{T}_{\text {Turn-on }}$ | Turn-on delay time |  | - | - | 6 | $\mu \mathrm{s}$ |
|  | $\mathrm{T}_{\text {Turn-off }}$ | Turn-off delay time |  | - | - | 6 | $\mu \mathrm{s}$ |
|  | love | Over current threshold |  | 2 | - | 4.2 | A |
|  | PW ${ }_{\text {clampSP }}$ | Clamp single pulse | $\begin{aligned} & \mathrm{I}_{\text {load }}=1 \mathrm{~A} \text {; single } \\ & \text { pulse }{ }^{(1)} \end{aligned}$ | - | - | 25 | mJ |
|  | PW ${ }_{\text {clampRP }}$ | Clamp repetitive pulses | Reliability note: $\begin{aligned} & I_{\text {load }}=0.6 \mathrm{~A} \\ & \text { Freq }=10 \mathrm{~Hz} ; \\ & 36 \text { Mpulse }(1000 \mathrm{~h}) \end{aligned}$ | - | - | 12 | mJ |
|  | IOUT_PD | Output diagnostic pull down current off state | V pin $=5 \mathrm{~V}$ | 50 | - | 110 | $\mu \mathrm{A}$ |
|  | IOUT_PU | Output diagnostic pull up current off state | (1) | -210 | - | -108 | $\mu \mathrm{A}$ |
|  | $\Delta \mathrm{V}_{\text {clamp }}$ | Delta clamping voltage between low side to be parallelized |  | -250 | - | +250 | mV |

[^0]
## (CPS) CONFIG_REG10

Table 37. CPS table single mode parallelism

| Register bit | 7 | 3 | 2 | 1 | 0 | The table configuration will be active if confi_reg7-bit4 is configured at Zero (Default at 1) <br> If not specified Output Drivers are set as single (not in parallel with any other) <br> Over Current mask time increased to $8 \mu \mathrm{~s}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4Low | 0 | 1 | 0 | 0 | 0 | OUT22 and OUT24 and OUT27 and OUT28 Low side Parallel | OUT24 | OUT22 |
| $\begin{aligned} & \hline 2 \text { LSSingle } \\ & +2 \text { LSPar } \end{aligned}$ | 0 | 0 | 0 | 1 | 0 | OT27 and OUT28 single + OUT22 and OUT24 parallel | OUT24 | OUT22 |
| $\begin{gathered} \hline 2 \text { LSPar } \\ +2 \text { LSPar } \end{gathered}$ | 0 | 0 | 1 | 0 | 0 | OT27 and OUT28 single + OUT22 and OUT24 parallel | OUT24, OUT27 | $\begin{aligned} & \hline \text { OUT22, } \\ & \text { OUT27 } \end{aligned}$ |
| 3 LSPar | 1 | 1 | 1 | 0 | 0 | OUT24 and OUT27 and OUT28 parallel | OUT24 | OUT24 |

There are three configurations of CONFIG_REG10 register which allow enabling HS drivers. These configurations shall be used by taking care of not switching on HS and LS drivers simultaneously on the same OUTx path. Note that for Parallel HS configurations, HS diagnostic current is doubled.

Table 38. Three configurations of CONFIG_REG10 register

| 7 | 65 | 54 | 3 | 21 | 10 | These configurations allow enabling HS drivers and LS drivers in CPS mode |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 00 | 0 | 0 | 00 | 0 | Single drivers can be enabled by sending related command | CMD_OUTx | OUTx |
| 0 |  |  | 0 |  | 10 | OUT25 and OUT26 parallel + OUT22 and OUT24 parallel + all others Single | OUT24,OUT25 | OUT22 |
| 0 |  |  | 0 |  | 10 | OUT21 and OUT23 parallel + OUT27 and OUT28 parallel + all others Single | OUT23, OUT27 | OUT27 |

Note: $\quad$ When those four single Lside and four single Hside are configured as parallel configuration, for example 2 single Lside stage to 1 Lside stage or 4 single Lside stage to 1 Lside stage, the Rdson could be $1 / 2$ or $1 / 4$ as one single stage, the over current threshold could be roughly double or 4 times as single stage, but the over current detected filter time will be increased to 2 times as single stage from $4 \mu$ s typical to $8 \mu$ s typical by L9779WD-SPI itself, because each single stage will switch on its own overcurrent threshold no matter the configuration for off stage diagnostic, all thresholds will be kept as single stage whatever the configuration of those 4 Lside/Hside.

### 6.12 ISO serial line (K-LINE)

Figure 53. ISO serial line (K-LINE) circuit


### 6.12.1 ISO serial line (K-LINE) functionality description

The ISO serial line is an interface containing one bidirectional line for communication between the $\mu \mathrm{P}$ and an external diagnosis tester or antitheft device. In case of ground loss the outputs K_LINE get in high impedance state and can withstand a negative voltage up to -18 V . Short circuit to Vb protection is provided: if the K_LINE pin is shorted to battery the output is switched off after a delay of tfilter_K_LINE and it is necessary an input change to turn on it again.
The negative transition at K_LINE pin can be driven with slew-rate limitation for optimizing the EMI behavior. This slew-rate limitation must be enabled via the ISO_SRC bit.

The K_TX signal is ignored (K_LINE pin to high level) until the RST pin is asserted.
KLINE can work up to 250 kHz input frequency in typical application condition.

Table 39. ISO serial line (K-LINE) functionality electrical characteristic

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| K_TX | $V_{\text {KTXL }}$ | K_TX input low voltage | - | -0.3 | - | 1.1 | V |
|  | $\mathrm{V}_{\text {KTXH }}$ | K_TX input high voltage | - | 2.3 | - | $\begin{aligned} & \text { VDD } \\ & +0.3 \end{aligned}$ | V |
|  | $\mathrm{R}_{\text {TX_KPU }}$ | TX_KLINE pull-up resistor | - | 50 | - | 250 | k $\Omega$ |
|  | $\mathrm{I}_{\text {TXsink }}$ | Transmitter input sink current | K_LINE $=0, \mathrm{~K} \_$TX $=$High | - | - | 5 | $\mu \mathrm{A}$ |
| K_LINE | $V_{\text {Koutl }}$ | Transmitter output low voltage | $\begin{aligned} & \text { Isink_K_LINE }=35 \mathrm{~mA}, \\ & \text { K_TX = Low } \end{aligned}$ | -1 | - | 1.5 | V |
|  | $\mathrm{I}_{\mathrm{kOS}}$ | Transmitter short circuit current | K_LINE = VB, K_TX = Low | 60 | - | 165 | mA |
|  | T filter_K_LINE | Overcurrent filter time | Test by SCAN | 7 | 10 | 13 | $\mu \mathrm{s}$ |
|  | IKREV | Reverse battery or GND loss current | $\begin{aligned} & \text { Key_on }=\mathrm{VB}=0 \mathrm{~V} \\ & \text { K_LINE }=-18 \mathrm{~V} \end{aligned}$ | - | - | 10 | mA |
|  |  | Under voltage current | $\begin{aligned} & \text { Key_on = High, } \\ & \text { K_TX = Low, VB }=13.5 \mathrm{~V}, \\ & \text { K_LINE }=-1 \mathrm{~V} \end{aligned}$ | - | - | 1 | mA |
|  | $V_{\text {KH }}$ | Receiver input hysteresis | - | 0.08*VB | - | 0.3*VB | V |
|  | $\mathrm{V}_{\text {KINH }}$ | Receiver input high voltage | - | 0.7* VB | - | VB | V |
|  | $\mathrm{V}_{\text {KINL }}$ | Receiver input low voltage | - | -1 | - | 0.35*VB | V |
|  | $V_{\text {K_SR }}$ | K_line voltage slew rate | From off to on: $\begin{aligned} & \mathrm{VB}=13.5 \mathrm{~V}, \mathrm{R}_{\mathrm{ext}}=510 \Omega \\ & \mathrm{C}=10 \mathrm{nF} \text { to } \mathrm{GND} \end{aligned}$ | 5.3 | - | 8.8 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  |  | From on to off | Depends on external RCload |  |  | - |
|  | T_fT | Transmitter fall time | $\begin{aligned} & \text { CK_LINE }=10 \mathrm{nF}, \\ & \text { RK_LINE }=510 \Omega \end{aligned}$ | - | - | 10 | $\mu \mathrm{s}$ |
| K_RX | $V_{\text {KRXL }}$ | K_RX output low voltage | $\begin{aligned} & \text { VDD_IO = } 5 \mathrm{~V} \text { or } 3.3 \mathrm{~V} \\ & \mathrm{I}_{\text {sink }}=2 \mathrm{~mA} \end{aligned}$ | - | - | 0.5 | V |
|  | $V_{\text {KRXH }}$ | K_RX output high voltage | $\begin{aligned} & \text { VDD_IO }=5 \mathrm{~V} \text { or } 3.3 \mathrm{~V} \\ & \mathrm{I}_{\text {source }}=2 \mathrm{~mA} \end{aligned}$ | $\begin{gathered} \text { VDD_IO } \\ -0.5 \end{gathered}$ | - | - | V |
|  | T_rK | K_RX rise time | from $10 \%$ to $90 \%$ <br> With 20 pF capacitive load | - | - | 2 | $\mu \mathrm{s}$ |
|  | T_fK | K_RX fall time | from $90 \%$ to $10 \%$ 20 pF capacitive load | - | - | 2 | $\mu \mathrm{s}$ |
| $\begin{gathered} \text { K_TX, } \\ \text { K_LINE } \end{gathered}$ | Tp_HLT | Transmitter turn-on delay time | $\begin{aligned} & \hline \text { CK_LINE }=10 \mathrm{nF}, \\ & \text { RK_LINE }=510 \Omega \end{aligned}$ | - | - | 5 | $\mu \mathrm{s}$ |

Table 39. ISO serial line (K-LINE) functionality electrical characteristic (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| K_LINE, <br> K_RX | TpHLK | K_RX turn-on delay <br> time | $\mathrm{C}_{\text {load }}=20 \mathrm{pF}$ | - | - | 4 | $\mu \mathrm{~s}$ |
|  | TpLHK | K_RX turn-off delay <br> time | $\mathrm{C}_{\text {load }}=20 \mathrm{pF}$ | - | - | 4 | $\mu \mathrm{~s}$ |

Figure 54. ISO serial line switching waveform


Figure 55. ISO serial line: short circuit protection


### 6.13 CAN transceiver

Figure 56. CAN transceiver diagram


### 6.13.1 CAN transceiver functionality description

The CAN bus transceiver allows the connection with a microcontroller through a high speed CAN bus with transmission rates up to $1 \mathrm{Mbit} / \mathrm{s}$. The transceiver has one logic input pin (CAN_TX), one logic output pin (CAN_RX) and two input/output pins for the electrical connections to the two bus wires (CANH and CANL). The microcontroller sends data to the CAN_TX pin and it receives data from the CAN_RX pin.

In case of power loss (VB pin disconnected) or ground loss (GND pins disconnected), the transceiver doesn't disturb the communication of the remaining transceivers connected to the bus. If CANL is shorted to ground, the transceiver is able to operate with reduced EMI/RFI performances.

TX or $R X=0$ means Dominant state of CANH and CANL; TX or $R X=1$ means Recessive state compliant to ISO11898-2.

- Speed communication up to $1 \mathrm{Mbit} / \mathrm{s}$
- Function range from +40 V to -18 V DC at CAN pins
- GND disconnection fail safe at module level
- GND shift operation at system level
- ESD: Immunity against automotive transients per ISO7637 specification
- Matched output slopes and propagation delay.

The CAN_TX signal is ignored (CAN to recessive state) until the RST pin is asserted.

## CAN error handling

The L9779WD-SPI provides the following 4 error handling features that are realized in different stand alone CAN transceivers / micro controllers to switch the application back to normal operation mode.

If one of the below fault happens the status bit CAN_ERROR is set.
The error handling features can be disabled through the CAN_ERR_DIS bit.

1. Dominant CAN_TX time out

If CAN_TX is in dominant state (low) for $t>t_{\text {dom ( }}^{\text {(TxD) }}$ the transmitter will be disabled, status bit will be latched and can be read and cleared by SPI. The transmitter remains disabled until the status register is cleared.
2. CAN permanent recessive

If CAN_TX changes to dominant (low) state but CAN bus (CAN_RX pin) does not follow for 4 times, the transmitter will be disabled, status bit will be latched and can be read and cleared by SPI. The transmitter remains disabled until the status register is cleared.
3. CAN permanent dominant

If the CAN bus state is dominant (low) for $t>t_{\text {CAN }}$ a permanent dominant status will be detected. The status bit will be latched and can be read and cleared by SPI. The transmitter will not be disabled.
4. CAN_RX permanent recessive

If CAN_RX pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication.
Therefore, if RX_ECHO does not follow CAN_TX for 4 times the transmitter will be disabled. The status bit will be latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

## CAN transceiver electrical characteristics

Table 40. CAN transceiver electrical characteristics

| Pin | Symbol | Description | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAN_TX | $\mathrm{V}_{\text {TX_CANLOW }}$ | Input voltage dominant level | Active mode | -0.3 | - | 1.1 | V |
|  | $\mathrm{V}_{\text {TX_CANHIGH }}$ | Input voltage recessive level | Active mode | 2.3 | - | $\begin{aligned} & \text { VDD } \\ & +0.3 \end{aligned}$ | V |
|  | $\mathrm{V}_{\text {TX_CANHYS }}$ | $\mathrm{V}_{\text {TX_CANHIGH }}{ }^{-}$ <br> $V_{\text {TX_CANLOW }}$ | Active mode | 0.25 | 0.5 | - | V |
|  | $\mathrm{R}_{\text {TX_CANPU }}$ | CAN_TX pull up resistor | Active Mode | 50 | - | 250 | k $\Omega$ |
| CAN_RX | $\mathrm{V}_{\text {RX_CANLOW }}$ | Output voltage dominant level | Active mode, VDD_IO = 5 V or $3.3 \mathrm{~V}, 2 \mathrm{~mA}$ | - | - | 0.5 | V |
|  | $\mathrm{V}_{\text {RX_CANHIGH }}$ | Output voltage recessive level |  | $\begin{gathered} \text { VDD_IO } \\ -0.5 \end{gathered}$ | - | - | V |

Table 40. CAN transceiver electrical characteristics (continued)

| Pin | Symbol | Description | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAN_H CAN_L | $\mathrm{V}_{\text {CANHdom }}$ | CANH voltage level in dominant state | Active mode;$\mathrm{V}_{\text {TXCAN }}=\mathrm{V}_{\text {TXCANLOW }} ;$$R_{L}=60 \Omega$ | 2.75 | - | 4.5 | V |
|  | $\mathrm{V}_{\text {CANLdom }}$ | CANL voltage level in dominant state |  | 0.5 | - | 2.25 | V |
|  | $V_{\text {DIFF,domOUT }}$ | Differential output voltage in dominant state: $\mathrm{V}_{\text {CANHdom }}{ }^{-}$ $\mathrm{V}_{\text {CANLdom }}$ |  | 1.5 | - | 3 | V |
|  | $\mathrm{V}_{\mathrm{CM}}$ | Driver symmetry: <br> $\mathrm{V}_{\text {CANHdom }}+\mathrm{V}_{\text {CANLdo }}$ <br> m | $\mathrm{R}_{\mathrm{L}}=60 \Omega ; \mathrm{C}_{\text {SPLIT }}=4.7 \mathrm{nF}$; | $\begin{gathered} 0.9^{*} \\ \mathrm{~V}_{\text {CANSUP }} \end{gathered}$ | $V_{\text {CANSUP }}$ | $\begin{gathered} 1.1^{*} \\ \mathrm{~V}_{\text {CANSUP }} \end{gathered}$ | V |
|  | $\mathrm{V}_{\text {CANHrec }}$ | CANH voltage level in recessive state | $\mathrm{V}_{\mathrm{TX} \text { CAN }}=\mathrm{V}_{\mathrm{TX} \text { _CANHIGH }}$; No load | 2 | 2.5 | 3 | V |
|  | $\mathrm{V}_{\text {CANLrec }}$ | CANL voltage level in recessive state |  | 2 | 2.5 | 3 | V |
|  | $V_{\text {DIFF,recOUT }}$ | Differential output voltage in recessive state: $\mathrm{V}_{\text {CANHrec }}{ }^{-}$ $\mathrm{V}_{\text {CANLrec }}$ |  | -50 | - | 50 | mV |
|  | $\mathrm{V}_{\text {CANHL,CM }}$ | Common mode bus voltage | Application info: <br> Measured with respect to the ground of each CAN node | -12 | - | +12 | V |
|  | locanh,dom | CANH output current in dominant state | Active mode; <br> $\mathrm{V}_{\text {TX_CAN }}=\mathrm{V}_{\mathrm{TX} \text { _CANLOW }}$; <br> $\mathrm{V}_{\text {CANH }}=0 \mathrm{~V}$ | -100 | -75 | -45 | mA |
|  | Iocanl,dom | CANL output current in dominant state | Active mode; <br> $\mathrm{V}_{\text {TX_CAN }}=\mathrm{V}_{\text {TX_CANLOW }}$; <br> $V_{\text {CANL }}=5 \mathrm{~V}$ | 45 | 75 | 100 | mA |
|  | $I_{\text {Leakage }}$ | Input leakage current | Unpowered device; $V_{\text {BUS }}=5 \mathrm{~V}$ | 0 | - | 250 | $\mu \mathrm{A}$ |
|  | $\mathrm{R}_{\text {in }}$ | Internal resistance | Active mode <br> $\mathrm{V}_{\mathrm{TX} \text { _CAN }}=\mathrm{V}_{\mathrm{TX} \text { _CANHIGH }}$; <br> No Ioad | 25 | - | 45 | k $\Omega$ |
|  | $\mathrm{R}_{\text {in, diff }}$ | Differential internal resistance | Active mode \& STBY mode; $\mathrm{V}_{\mathrm{TX} \text { _CAN }}=\mathrm{V}_{\mathrm{TX} \text { _CANHIGH; }}$; No load | 50 | - | 85 | k $\Omega$ |
|  | $\mathrm{C}_{\text {in }}$ | Internal capacitance | Guaranteed by design | - | 20 | - | pF |
|  | $\mathrm{C}_{\text {in, diff }}$ | Differential internal capacitance | Guaranteed by design | - | 10 | - | pF |
|  | $\mathrm{V}_{\text {THdom }}$ | Differential receiver threshold voltage recessive to dominant state | Active mode | - | - | 0.9 | V |

Table 40. CAN transceiver electrical characteristics (continued)

| Pin | Symbol | Description | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CAN H CAN_L | $\mathrm{V}_{\text {THrec }}$ | Differential receiver threshold voltage dominant to recessive state | Active mode | 0.5 | - | - | V |
|  | $\mathrm{SR}_{\mathrm{H}}$ | CANH slew rate between $10 \%$ and 90\% | - | 5 | - | 35 | $\mathrm{V} / \mathrm{\mu s}$ |
|  | SR ${ }_{\text {L }}$ | CANL slew rate between 10\% and 90\% | - | 5 | - | 35 | $\mathrm{V} / \mathrm{\mu s}$ |
|  | DIFF_SR | Slew rate difference between CANH and CANL | - | - | - | 60 | \% |
|  | SR ${ }_{\text {VDIFF }}$ | Slew rate of $\mathrm{V}_{\text {diff }}=\mathrm{V}_{\mathrm{CANH}}-\mathrm{V}_{\mathrm{CANL}}$ | - | 12 | - | 100 | V/ $/ \mathrm{s}$ |
|  | $\mathrm{V}_{\text {THhys }}$ | $\mathrm{V}_{\text {THdom }}-\mathrm{V}_{\text {THrec }}$ hysteresis | - | 25 | - | 50 | mV |

Table 41. CAN transceiver timing characteristics

| Symbol | Description | Test conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {TXpd, } \mathrm{hl}}$ | Propagation delay TX_CAN to RX_CAN (High to Low) Guaranteed by design. | Active mode; $50 \% \mathrm{~V}_{\text {TX_CAN }}$ to $50 \% \mathrm{~V}_{\mathrm{RX} \text { _cAN }} ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$; $C_{R X \_C A N}=15 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=60 \Omega$; | 0 | - | 255 | ns |
|  |  | $C_{\text {RX_CAN }}=100 \mathrm{pF}$ <br> @ $T_{\text {room }}$ and $T_{\text {cold }}$ | - | - | 265 | ns |
|  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{RX} \text { _CAN }}=100 \mathrm{pF} \\ & @ T_{\text {hot }} \end{aligned}$ | - | - | 275 | ns |
| $\mathrm{t}_{\mathrm{TXpd}, \mathrm{h}}$ | Propagation delay TX_CAN to RX_CAN (Low to High) Guaranteed by design. | Active mode; $50 \% \mathrm{~V}_{\mathrm{TX} \text { caN }}$ to $50 \% \mathrm{~V}_{\mathrm{RX} \text { CAN }} ; \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$; <br> $C_{R X Z C A N}=15 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=60 \Omega$; | 0 | - | 255 | ns |
|  |  | $C_{R X Z C A N}=100 \mathrm{pF}$ <br> $@ T_{\text {room }}$ and $T_{\text {cold }}$ | - | - | 265 | ns |
|  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{RX} \text { CAN }}=100 \mathrm{pF} \\ & @ T_{\text {hot }} \end{aligned}$ | - | - | 275 | ns |
| $\mathrm{t}_{\text {dom(TX_CAN }}$ | TX_CAN dominant time-out | Tested by scan | 525 | 700 | 875 | $\mu \mathrm{s}$ |
| $t_{\text {CAN }}$ | CAN permanent dominant time-out | Tested by scan | - | 700 | - | $\mu \mathrm{s}$ |

Figure 57. CAN transceiver switching waveforms


Figure 58. CAN transceiver test circuit


### 6.14 Flying wheel interface function

Figure 59. Flying wheel interface circuit


### 6.14.1 Flying wheel interface functionality description

The flying wheel interface is an interface between the microprocessor and the flying wheel sensor: it handles signals coming from magnetic pick-up sensor or Hall Effect sensor and feeds the digital signal to Microcontroller that extracts flying wheel rotational position, angular speed and acceleration.

This circuit implements an auto adaptative hysteresis and filter time algorithm that can be configured via SPI using VRS_mode bit.
If the auto adaptive hysteresis is OFF the hysteresis value can be selected using VRS_Hyst bit.

If fault is present (OL / SC GND / SC VB) the functionality is not guaranteed.

### 6.14.2 Auto-adaptive sensor filter

Two main VRS configuration sets are available for VRS, by mans of CONFIG_REG1 register: fully adaptive VRS mode (default) and limited adaptive VRS mode.

## Auto-adaptative hysteresis (fully adaptive mode)

When enabled the auto adaptative hysteresis works as described below.
Input signals difference is obtained through a full differential amplifier; its output, DV signal, is fed to peak detection circuit and then to A/D converter implemented with 4 voltage comparators (5 levels) (Pvi).
Output of A/D is sent to Logic block (Table 43: Hysteresis threshold precision) that implements correlation function between Peak voltage and hysteresis value; hysteresis value is used by square filtering circuit which conditions DV signal.

Figure 60. Auto adaptative hysteresis diagram


Figure 61. VRS interface block diagram


Table 42. Pick voltage detector precision

| Pick voltage [PV] | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| PV1 | 600 | 930 | 1300 | mV |
| PV2 | 1200 | 1600 | 1950 | mV |
| PV3 | 1990 | 2300 | 2600 | mV |
| PV4 | 2660 | 3000 | 3380 | mV |

Table 43. Hysteresis threshold precision

| Hysteresis current [H] | Value |  |  | Unit | Correspondent value on 20 k $\Omega$ ext. resistor <br> Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |  |
| HI1 | 3 | 5 | 7 | $\mu \mathrm{A}$ | 100 | mV |
| HI2 | 7 | 10 | 13.5 | $\mu \mathrm{A}$ | 200 | mV |
| HI3 | 12.8 | 17 | 23 | $\mu \mathrm{A}$ | 347 | mV |
| HI4 | 23 | 32 | 41 | $\mu \mathrm{A}$ | 644 | mV |
| HI5 | 35 | 51 | 65 | $\mu \mathrm{A}$ | 1020 | mV |

Note: $\quad$ For a single IC, there is no overlap of parameters $P V X(P V 1<P V 2<P V 3<P V 4)$ and HIX(HI1<HI2<HI3<HI4<HI5), which are guaranteed by design

## Auto-adaptative time filter (fully adaptive mode)

This characteristic is useful to set the best internal filter time depending on the input signal frequency.

Tfilter time depends on duration of the previous period Tn according to the following formula:

Tfilter $(\mathrm{n}+1)=1 / 32^{*}$ Tn if Int_vrs $>\operatorname{Tfilter(n)}$
The filtering time purpose is filtering very short spikes.
The digital filtering time is applied to internal squared signal (int_vrs), obtained by Voltage comparators.
The output of time filtering block is out_vrs signal.
The filtering time Tfilter is applied to int_vrs signal in two different ways:

- Rising edge: if int_vrs high level lasts less than Tfilter out_vrs is not set to high level In absence of any spikes during input signal rising edge out_vrs signal is expected with a delay of Tfilter time
- Falling edge: the falling edge of int_vrs is not delayed through time filtering block: after falling edge for a time Tfilter any other transition on int_vrs signal is ignored.

Tmaxfilter $=200 \mu$ s typ.
Tmin filter $=4 \mu$ styp.
The default value after reset is Tmaxfilter.

The Tfilter function is reset by the enable of FLYING WHEEL function.
Figure 62. Auto-adaptive time filter (rising edge)


Figure 63. Adaptive filter function when the SPI bit are 00 or 01


Software option configuration requirement for VRS function:

By SPI command it is possible to configure different options of the VRS function:

- The hysteresis changing is driven by a feedback signal coming from COMP output OR from adaptive filter
- The adaptive filter can be either on the rising edge or on both edges of the VRS output.

Table 44. SPI command possible configuration of different option of VRS function

| SPI Bit | 00 | 01 | 10 | $11^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Function | Feed back from COMP output. VRS input signal from low to high, add 1/32* Tn filter time. VRS output from high to low with $1 / 32$ * Tn masking time. | Feed back from after adaptive filter block instead of from COMP output (specifically as shown in Figure 64) VRS output signal from low to high, add 1/32 * Tn filter tune. VRS output from high to low with $1 / 32$ * Tn masking time. | VRS input signal from high to low, add $1 / 32^{*}$ Tn filter time. VRS output from high to low with $1 / 32$ * Tn filter time. | Realize 01 and 10 functions Feed back from after adaptive filter block instead of from COMP output. VRS output signal from low to high, add 1/32* Tn filter time. VRS output from high to low with $1 / 32$ * Tn filter time. Feed back from after adaptive filter block instead of from COM output. VRS output signal from low to high, add 1/32 * Tn filter time. VRS output from high to low with 1/32 * Tn filter time. |

1. If SPI CONFIG_REG7-bit4 is set (High) VRS filter time is fixed to $4 \mu \mathrm{~s} \pm 1.25 \mu \mathrm{~s}$.

Figure 64. Adaptive Filter Function when the SPI bit are 10 or 11


## Limited adaptive mode

Auto time adaptive filter is fixed to $4 \mu \mathrm{~s}$ (typical).
Auto amplitude adaptive filter is limited to a minimum hysteresis as set by related VRS register.

Note that in case the VRS input amplitude is persistently lower than the minimum hysteresis setting, VRS output deadlock can be removed by setting CONFIG_REG5 bit5 to 1, which forces the hysteresis to $5 \mu \mathrm{~A}$. This procedure is not glitch free. Once a new minimum hysteresis value has been set, CONFIG_REG5 bit5 must return to 0 .

VRS diagnostic is not available when limited adaptive mode is selected.

### 6.14.3 Application circuits

Figure 65. Variable reluctance sensor


Figure 66. VRs typical characteristics


Table 45. VRs typical characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Rs | Sensor resistance | 300 | 600 | 1000 | $\Omega$ |
| Ls | Sensor inductor | - | 250 | - | mH |
| Vdiff | Sensor output voltage | -200 | - | +200 | V |
| Tout | Output period | 5000 | - | 100 | $\mu \mathrm{~s}$ |

Figure 67. Hall effect sensor configuration 1


Figure 68. Hall effect sensor configuration 2


### 6.14.4 Diagnosis test

After the request of diagnosis by SPI, the diagnosis routine tests the sensor presence or vacancy and the short circuit to GND or Vbat. When the system is in diagnosis status the flying wheel interface function doesn't operate. The diagnosis procedure has an operation time of about min 5 ms due to the external transient

The result of diagnosis routine is valid only if the engine is switched off and if the sensor is a variable reluctance sensor.

In the last operation of the diagnosis protocol writes the diagnosis result in VRSdiag bit and writes the operative status in VRSstatus bit. If a new request is sent the new value is overwritten.

Figure 69. Diagnosis test diagram


Table 46. Diagnosis test electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VrsP <br> VrsM | $V_{\text {iThL }}$ | Input high-to-low differential threshold voltage | - | -50 | 0 | 50 | mV |
|  | $\mathrm{V}_{\mathrm{CM}}$ | Common mode operating range | Not to be tested. It is an application note. | 0 | 1.65 | 3 | V |
|  | $\mathrm{V}_{\text {clpH }}$ | Input high clamping voltage | \|VRS_INP| = |VRS_INM| = 20 mA | 3.3-0.3 | - | $3.3+0.3$ | V |
|  | $\mathrm{V}_{\text {clpL }}$ | Input low clamping voltage | \|VRS_INP| = |VRS_INM| = 20 mA | -1.5 | - | -0.3 | V |
|  | $V_{\text {openload }}$ | Output open load voltage | VRS_INP = VRS_INM V ${ }_{\text {openload }}$ Mode R enabled | 1.5 | (3.3)/2 | 1.8 | V |

Table 46. Diagnosis test electrical characteristics (continued)

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VrsP <br> VrsM | $I_{\text {bursp }}$ | Input bias current Vrsp | VRS_INP = Vopenload Mode R enabled | - | - | 2 | $\mu \mathrm{A}$ |
|  | $I_{\text {bursm }}$ | Input bias current $\mathrm{V}_{\mathrm{rsm}}$ | VRS_INM = Vopenload <br> Mode R enabled | - | - | 2 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Out_ } \\ & \text { Vrs } \end{aligned}$ | $\mathrm{V}_{\text {OL }}$ | Output low voltage | $\begin{aligned} & \text { VDD_IO = } 5 \mathrm{~V} \text { or } 3.3 \mathrm{~V} \\ & \text { Isink current }=2 \mathrm{~mA} \end{aligned}$ | - | - | 0.5 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | VDD_IO = 5 V or 3.3 V Isource current $=2 \mathrm{~mA}$ | $\begin{array}{\|c} \hline \text { VDD_IO } \\ -0.5 \end{array}$ | - | - | V |
|  | $\mathrm{I}_{\text {Ik_outvrs }}$ | Input leakage current to GND | - | - | - | 1 | $\mu \mathrm{A}$ |
|  |  | Input leakage current to VDD IO | - | - | - | 1 | $\mu \mathrm{A}$ |
|  | Td_on_outvrs | Delay on falling edge | Test Ext cap $=300 \mathrm{pF}$ | - | - | 1 | $\mu \mathrm{s}$ |
|  | Td_off_outvrs | Delay on rising edge | Input signal Tperiod $=4 \mathrm{~ms}$ | - | - | 150 | $\mu \mathrm{s}$ |
|  | T_r_Out_vrs | MRX rise time | Test Ext cap $=300 \mathrm{pF}$ | - | - | 150 | ns |
|  | T_f_Out_vrs | MRX fall time | Test Ext cap $=300 \mathrm{pF}$ | - | - | 150 | ns |
| VrsP <br> VrsM | $V_{\text {outdiag }}$ | Output diag voltage | Vrs_INP = open; diag mode | 0,9 | (3.3)/3 | 1.3 | V |
|  | $\mathrm{I}_{\text {outdiag }}$ | Output diag Current | Vrs_INP = open; <br> Vrs_INM = GND; diag mode | 50 | 65 | 80 | $\mu \mathrm{A}$ |
|  | $V_{\text {outsh }}$ <br> $V_{\text {bdiag th }}$ | Output Shortcircuit range to VBAT <br> Open Load threshold | Vrs_INP = open; <br> Vrs_INM = Vramp; diag mode | 2,8 | 3 | 3,2 | V |
|  | $\underset{\text { th }}{V_{\text {outsh gnd diag }}}$ | Output Short-to GND range threshold | Vrs_INP = open; <br> Vrs_INM = Vramp; <br> diag mode | 1.1 | 1.3 | 1.5 | V |

Note: $\quad$ When VrsP and VrsM are both in input high clamping condition, the clamp voltage of VrsP is 30 mV (typical) higher than VrsM.

### 6.15 Monitoring module (watchdog)

Table 47. WDA_INT electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WDA_INT | VWDA_low | Output low voltage | $\begin{aligned} & 3.5 \mathrm{~V}<\mathrm{VDD5} \\ & \mathrm{I}_{\mathrm{WDA}}<4 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |
|  |  |  | $\begin{aligned} & 2.2 \mathrm{~V}<\mathrm{VDD5}<3.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{WDA}}<1 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |
|  | $I_{\text {WDA }}$ | Input leakage current | - | - | - | 1 | $\mu \mathrm{A}$ |
|  | VWDA_in_low | Input voltage low level | - | -0.3 | - | 1.1 | V |
|  | $V_{\text {WDA_in_high }}$ | Input voltage high level | - | 2.3 | - | $\begin{gathered} \text { VDD_IO } \\ +0.3 \end{gathered}$ | V |
|  | $\mathrm{V}_{\text {WDA_in_hys }}$ | Input voltage hysteresis | - | 300 | - | 800 | mV |
|  | $\mathrm{R}_{\text {pullup }}$ | Internal pull-up resistor | - | 50 | - | 150 | k $\Omega$ |
|  | $\mathrm{f}_{\text {CLK1 }}$ | WDA clock CLK1 | - | -5\% | 64 | 5\% | kHz |

### 6.15.1 WDA - Watchdog (algorithmic)

## Basic feature

Via SPI bus a WDA "question" must be read from a SPI register. A correct response must be written back via SPI in a well defined timing. If response or timing is not correct, then the WDA error counter EC is increased. If the error counter is increased to values greater than 4, some output functions are shut off. If the error counter reaches values greater than 7 (overflow), then a RST reset may be generated if this is previously configured via SPI.

On the other way round, with a RST event also the WDA output pin goes to low.
Note that after startup, reset or an overflow the initial value of the error counter is 6 .
If WDA resets are enabled via SPI: The number of RST events generated by an error counter overflow is limited by the reset counter RST_CNT. If RST_CNT reaches the value of 7, then RST resets via WDA are no longer generated.
In case many WDA events occur during after-run power latch mode, the power latch mode is terminated by the AB1 counter: With each error counter overflow, the AB1 counter is increased. If it reaches a value greater than 7 , then the after-run power latch mode is terminated.

### 6.15.2 Monitoring module - WDA Functionality

Figure 70. WDA block diagram


Each time the watchdog error counter is EC>7 the AB1-counter AB1_CNT increases. When this counter is $A B 1 \_C N T=7$ and a further error occurs, the after-run will be terminated. The AB 1 -counter is not cleared when $\mathrm{EC}<7$. AB 1 -counter is cleared when $\mathrm{EC}<5$ and <WDA_INT>=' 0 ', and is reset by RST_UV.

The monitoring module works independently of the controller functionality. The monitoring module generates various questions, which the controller must fetch and correctly respond to within a defined time window. The monitoring module checks whether the response is returned in a time window and if the response is fully correct.
The question is a 4-bit word. This 4-bit word can be fetched by the controller using a read access to register REQULO. The monitoring module also calculates the expected correct response, which is compared to the actual response from the controller.

The response is a 32-bit word consisting of the 4 bytes RESP_BYTE3, RESP_BYTE2, RESP_BYTE1 and RESP_BYTE0. The 4 bytes are sent to the monitoring module via SPI in the order RESP_BYTE3-RESP_BYTE2 - RESP_BYTE1 - RESP_BYTE0 using four times the command WR_RESP - once for each answer byte.

The monitoring cycle is started by (the end of) writing of RESP_BYTE0 (least significant response byte) or by a write access to the RESPTIME register. The cycle starts with a variable wait time (response time, set by register RESPTIME), followed by a fixed time window. When a monitoring cycle ends (the end of the fixed time window has been reached) a new monitoring cycle is started automatically.

A correct response within the time window (at a response time >0ms) decreases an ERROR COUNTER by one. An incorrect response, a response outside the time window or response time $=0 \mathrm{~ms}$ leads to the incrementing of the ERROR COUNTER by one.
" within the time window" means that the end of writing the last answer byte - i.e.
RESP_BYTE0 - falls into the fixed time window mentioned above (see picture below). Except the last answer byte, the previous answer bytes may also be written earlier than the beginning of the time window.

The question sequence is deterministic. A question will be repeated until it is answered correctly both in value and in time. Then the next question is placed in the sequence.

The ERROR COUNTER (EC) is a 3-bit counter. Various actions are activated depending on the value of the counter.

The result of the comparison of the controller response and the calculated correct response, as well as the next question, are available in the registers REQUHI/REQULO after receiving the $\mu \mathrm{C}$ response (LSB of RESP_BYTE0) and can be read by the controller.

## Monitoring cycle

Figure 71. Monitoring cycle diagram


## Generating questions

The generation of the 4-bit question (REQU [3-0]) is realized with a 4-bit counter and a 4-bit Markov chain. The 4-bit counter only changes into the next state during the sequencer-run when the previous question has been answered correctly in value and in time.

The Markov chain changes into the next state on the 1111b -> 0000b transition of the 4-bit counter if the previous question has been answered correctly in value and in time.

Neither the counter state nor the Markov chain states are changed by a sequencer-run because of a write-access to the RESPTIME register or the expiration of the time window.

The 4-bit counter and Markov chain are set to 0000b when RST_UV is active.
The singularity of the Markov chain is 0000b. To leave the singularity (after power-up, error state), the feedback path ( $\mathrm{M} 3+\mathrm{M} 2+\mathrm{M} 1+\mathrm{M} 0$ ) is realized. The "real" feedback logic of the Markov chain is the XOR gate (M3 XOR M2).
The following diagram shows the 4-bit Markov chain.

Figure 72. 4-bit Markov chain diagram


Combining the 4-bit counter and Markov chain to the 4-bit question:

- REQU0 = M1 XOR Z1
- REQU1 = M3 XOR Z3
- REQU2 = MO XOR Z0
$-\quad$ REQU3 $=$ M2 XOR Z2.


## ERROR COUNTER (EC) and reactions, AB1 COUNTER (AB1_CNT) and generation of the monitoring module reset

Various actions are initiated for specific counter states of the ERROR COUNTER EC. The counter reset state is 6 .

For ERROR COUNTER (EC) > 4, <WDA_INT> is set to ' 1 ', thus activating the open-drain output [WDA] that is low-active.

Table 48. Error counter

| ERROR <br> COUNTER | $\mathbf{0 . . . 4}$ | $\mathbf{5}$ | $\mathbf{6} \ldots \mathbf{7}$ | Over flow EC > $\mathbf{7}$ |
| :---: | :--- | :--- | :--- | :--- |
| WDA_INT | low - i.e. '0' | high - i.e. '1' | high - i.e. '1' | high - i.e. '1' |
| [WDA] | inactive - i.e. '1' | active - i.e. '0' | active - i.e. '0' | active - i.e. '0' |
| AB1- <br> COUNTER | 0 | unchanged | unchanged | incremented <br> by 1 |
| AB1 | low - i.e. '0' | unchanged | unchanged | AB1_CNT < 7: low <br> AB1_CNT 6 $\rightarrow 7:$ low <br> AB1_CNT 7 $\rightarrow 7: ~ h i g h ~$ |

## Shutdown in an error state in "afterrun"

If the ERROR COUNTER reaches the value " 7 " and a further error occurs the AB1 COUNTER AB1_CNT is incremented by one during a sequencer-run.

The state "EC = 7 and a further error occurs" is also called ERROR COUNTER overflow ("EC" > 7).

If ERROR COUNTER > 4 AND a soft-reset is detected then the COUNTER AB1_CNT is also incremented by one. The counter AB1_CNT is a 3 bit counter.

Behaviour of AB1_CNT:

- asynchronous reset to "000" with RST_UV
- synchronous reset to "000" IF <WDA_INT> = LOW (EC < 5)
- IF (AB1_CNT < 7) AND ((sequencer-run AND "EC" > 7) OR soft-reset) THEN

AB1_CNT = AB1 CNT + 1
ELSE unchanged.
The counter cannot be decremented and can be only reset to "000" by an active RST_UV signal (asynchronous) or <WDA_INT> = '0' (synchronous).

The signal $A B 1$ becomes active ' 1 ' when $A B 1 \_C N T=" 111$ " and a further error is detected when the sequencer runs or when $\mathrm{AB} 1 \_\mathrm{CNT}=\mathrm{"111"}$ and a soft-reset is detected.

In "afterrun", the active AB1 signal causes a shut-down of the main relay and the voltage regulators. This function ensures a secure shutdown of the system in an error state of the $\mu \mathrm{C}$ in "afterrun".

Behaviour of $A B 1$ :

- asynchronous reset to "0" with RST_UV
- synchronous reset to "0" IF <WDA_INT> = '0' (EC < 5)
- IF (AB1_CNT = 7) AND ((sequencer-run AND further error) OR soft-reset) THEN AB1 = 1
ELSE unchanged.


## Generation of a monitoring module reset

The monitoring module may cause a reset at the pin [RST] named "monitoring module reset" in conjunction with the internal signal WD_RST. The generation of a monitoring module reset depends on the state of the bit <INIT_WDR>.

## <INIT_WDR> = '0' (reset state):

If <INIT_WDR> = ' 0 ', the signal <WD_RST> remains always inactive ' 0 ' and the monitoring module can never generate a reset. The error counter can only be decremented via correct responses. If <INIT_WDR> = '0' the state of the reset counter <RST_CNT> remains unchanged when an ERROR COUNTER overflow occurs (description of the reset counter <RST_CNT> see below).
<INIT_WDR> = '1':
If <INIT_WDR> = '1', an ERROR COUNTER overflow activates a reset [RST] (signal <WD_RST> becomes active). The signal <WD_RST> becomes active (i.e. '1') due to an ERROR COUNTER overflow when the value of the 3 bit reset counter <RST_CNT(2-0)> is 0..6. If the value of <RST_CNT> = "111" and an ERROR COUNTER overflow occurs <WD_RST> remains inactive (i.e. '0') and no reset is generated.
The "reset counter" <RST_CNT> is incremented by one during a sequencer-run due to an ERROR COUNTER overflow when <INIT_WDR> = ' 1 ' and <RST_CNT> is between 0 and 6. If <RST_CNT> = 7 and an ERROR COUNTER overflow occurs, the counter state remains 7. The counter can not be decremented and can only reset to zero by an active RST_UV signal.
The occurrence of a monitoring module reset is indicated via the flag <WDG_RST> = ' 1 '. Reading the flag via SPI clears it automatically.

In effect maximum 7 monitoring module resets can be generated between 2 active RST_UV signal. (see also state table for <INIT_WDR> = '1' below).
The state of the "reset counter" <RST_CNT> can be read via SPI but cannot be changed.
Table 49. State for <INIT_WDR> = 1

| RST_CNT <br> old | "EC" > 7 and <br> sequencer-run | RST_CNT <br> new | WD_RST |
| :---: | :---: | :--- | :--- |
| $000 . .111$ | no | = RST_CNT old | '0', no monitoring module reset |
| $000 . .110$ | yes | = RST_CNT old +1 | '1', thus monitoring module reset |
| 111 | yes | = RST_CNT old =111 | '0', no monitoring module reset |

In a factory testmode the pin [WDA] is always active ' 0 '; the internal signal <WDA_INT> is not changed by the factory testmodes.
Note: $\quad$ There is no impact on internal power stages from active pin [WDA] in factory testmode.

Table 50. Reset-behaviour of <WDA_INT>, AB1 and <WD_RST>

| Signal | Reset source | Reset state |
| :--- | :--- | :--- |
| WDA_INT | RST_UV | '1', i.e. pin WDA is active |
| AB1 | RST_UV | '0', i.e. inactive |
| WD_RST | RST_UV | '0', i.e. inactive |

## Response comparison

The 2-bit counter <RESP_CNT (1-0)> counts the received bytes of the 32-bit response and controls the generation of the expected response. Its default value is "11" (corresponds to "waiting for RESP_BYTE3").

The <RESP_ERR> flag is set ' 1 ' when a response byte is incorrect. The flag remains '0' if the 32-bit response is correct. The ERROR COUNTER is updated with the flag. The default state of the flag is ' 0 '.

The 2-bit counter <RESP_CNT(1-0)> and the <RESP_ERR> flag are reset to their corresponding default values at a sequencer-run. The reset condition of the counter <RESP_CNT (1-0)> and the <RESP_ERR> flag are the corresponding default states.
Procedure of the sequential response comparison:
<RESP_CNT(1-0)> = "11": switch the expected response for RESP_BYTE3 to the comparator
Write access: RESP_BYTE3
Set <RESP_CNT> to "10", update <RESP_ERR> flag
<RESP_CNT(1-0)> = "10": switch the expected response for RESP_BYTE2 to the comparator
Write access: RESP_BYTE2
set <RESP_CNT> to "01", update <RESP_ERR> flag
<RESP_CNT(1-0)> = "01": switch the expected response for RESP_BYTE1 to the comparator

Write access: RESP_BYTE1
set <RESP_CNT> to "00", update <RESP_ERR> flag
<RESP_CNT(1-0)> = "00": switch the expected response for RESP_BYTE0 to the comparator

Write access: RESP_BYTE0
Start sequencer (SEQU_START signal), set <RESP_CNT> to "11", update <RESP_ERR> flag (update ERROR COUNTER)

Sequencer clears <RESP_ERR> flag to '0
SEQU_START $=\neg($ RESP_CNT1 $)$ AND $\neg($ RESP_CNT0) AND "response byte write"

Expected Responses:

```
RESP_SOLL7 = REQU2 XOR RESP_CNT0
RESP_SOLL6 = REQU0 XOR RESP_CNT0
RESP_SOLL5 = REQU3 XOR RESP_CNT0
RESP_SOLL4 = REQU1 XOR RESP_CNT0
```

RESP_SOLL3 = ((REQU2 XOR REQU0) XOR REQU3) XOR RESP_CNT1 RESP_SOLL2 = ((REQU0 XOR REQU3) XOR REQU1) XOR RESP_CNT1 RESP_SOLL1 = ((REQU2 XOR REQU0) XOR REQU1) XOR RESP_CNT1

RESP_SOLL0 = (RESP_CNT1 XOR REQU3) XOR REQU0
Table 51. Expected responses

| question REQU (3-0) | RESP_BYTE3 | RESP_BYTE2 | RESP_BYTE1 | RESP_BYTE0 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | FF | $0 F$ | F0 | 00 |
| 1 | B0 | 40 | BF | $4 F$ |
| 2 | E9 | 19 | E6 | 16 |
| 3 | A6 | 56 | A9 | 59 |
| 4 | 75 | 85 | $7 A$ | $8 A$ |
| 5 | $3 A$ | CA | 35 | C5 |
| 6 | 63 | 93 | $6 C$ | $9 C$ |
| 7 | $2 C$ | DC | 23 | D3 |
| 8 | D2 | 22 | $D D$ | $2 D$ |
| 9 | $9 D$ | $6 D$ | 92 | 62 |
| A | C4 | 34 | CB | $3 B$ |
| C | $8 B$ | $7 B$ | 84 | 74 |
| D | 58 | A8 | 57 | A7 |
| E | 17 | E7 | 18 | E8 |
| F | $4 E$ | BE | 41 | B1 |
|  | 01 | F1 | $0 E$ | FE |

## Reset behaviour

All monitoring module registers are reset by RST_UV The following monitoring module components are also reset by RST_PRL:

Table 52. Reset behaviour

| Component: | Reset Condition: |
| :---: | :--- |
| ERROR COUNTER | 110 b |
| Register for "EC>7" | , 0 ' |
| Register RESPTIME | Maximum value: 00111111 b |
| timer state | "000...00" |

Note: $\quad$ The signal RST_PRL (partial reset) is active when RST or SW_RST (Softreset) is active.

## Access during a sequencer-run

A sequencer-run (which means the same as a monitoring cycle) is initiated by the writing of a response (i.e. all answer bytes <RESP_BYTE3..0>) or a write to <RESPTIME> or by reaching "end of time window". It must not be interrupted by a new access, i.e. the monitoring module completes the action already started:

- A sequencer-run was initiated by a "response write": The sequencer completes its task with the data of the previous access and the new data are ignored.
- A sequencer-run was initiated by a "response-time write": The sequencer uses the response-time of the previous access, the error counter is correspondingly incremented by one and the <CHRT> bit (REQUHI register) is set and the new data are ignored. <CHRT> will be reset by reading and by the next start of a sequencer run (not reset by the sequencer run that is started by a "response-time write"!)
- A sequencer-run was initiated by "end of time window": The sequencer finishes the started run, the error counter is incremented by one and the new data are ignored.

The writing of a response-time during a sequencer-run must not set the <CHRT> bit (REQUHI register). The new response-time value is also not accepted. The writing of a response during a sequencer-run must not set the <W_RESP> bit, the new response is also not accepted.

## Clock and time references

The monitoring module must work independently of the micro-controller clock so that it can monitor the timing of the micro-controller. Therefore, a separate oscillator is necessary. This oscillator is integrated in the L9779WD-SPI and provides a clock CLK1 for the monitoring module. Clocked with CLK1, a divider generates the base time of 101*1/f_clk = 101 * $1 / 64 \mathrm{kHz}=1.58 \mathrm{~ms}$ for the response-time and $8 * 101^{*} 1 / 64 \mathrm{kHz}=8 * 1.58 \mathrm{~ms}=12.6 \mathrm{~ms}$ for the fixed time window. Accuracy of CLK1 is $\pm 5 \%$ (or better).

The response-time is adjustable by the controller in the range 0 ms to about 100 ms (register RESPTIME). The response-time can be calculated with the equation responsetime $=\left(1+101^{*}\right.$ RESPTIME)*1/f_clk (where f_CLK depends on CONFIG6 bit1 value: if High -default- f_clk $=64 \mathrm{kHz}$, if Low f_clk $=39 \mathrm{kHz}$ ).

The RESPTIME register is set to '0011 1111 'b after a reset. The ERROR COUNTER is incremented by one if the controller changes the response-time. If the response-time is set
to 0 ms , then the ERROR COUNTER is incremented by one even if a correct response is received within the time window. The maximum error reaction time is given by: maximum response-time, response at the end of a time-window and ERROR COUNTER 0 ' 5 * $(100 \mathrm{~ms}+12.6 \mathrm{~ms})=563 \mathrm{~ms}$.

Note that clock-tolerances have to be taken into account additionally.

## Watchdog influence on power up/down management unit

The watchdog $A B 1$ counter is increased every time the watchdog error counter is $E C>7$, which means it has an overflow. If the AB1 counter reaches the value of 7 and a further error occurs, the system will be switched off same as it would happen in case of the already existing PWL_EN_TIMEOUTN signal.

## Watchdog influence on smart power reset

WDA has influence on the RST pin only if the WDA error counter is EC > 7 and the resulting reset signal "WD_RST" is enabled by SPI configuration bit "INIT_WDR" in WR_RESPTIME command.

## Watchdog influence on Lsa functions (Section 6.8.1)

For LSa functions OUT1, OUT2, OUT3, OUT4 (not OUT5).
In case of an internal WDA event (e.g. the WDA error counter is EC $>4$ which results in the signal WDA_INT being set) or in case of the WDA pin being pulled low externally, the output stages OUT1, OUT2, OUT3, OUT4 go to inactive state.

## Watchdog influence on LSd functions OUT13, OUT14 (starter relay drivers) Section 6.8.4

In case of an internal WDA event (e.g. the WDA error counter is EC $>4$ which results in the signal WDA_INT being set) or in case of the WDA pin being pulled low externally, the OUT13 and OUT14 stages go to inactive state after the time delay THOLD if the WDA event is still active.

## Watchdog influence on Ignition drivers IGN1, IGN2, IGN3, IGN4

In case of an internal WDA event (e.g. the WDA error counter is EC $>4$ which results in the signal WDA_INT being set) or in case of the WDA pin is pulled low externally, the output stages go to inactive state.

## Watchdog influence on CAN transceiver

The WDA has influence on the CAN if the SPI configuration bit CAN_TDI is set.
Once the CAN_TDI bit is set, in case of an internal WDA event (e.g. the WDA error counter is EC > 4 which results in the signal WDA_INT being set) or in case of the WDA pin is pulled low externally, the CAN goes to receive-only mode (RxOnly).

### 6.16 Serial interface

The L9779WD-SPI offers the possibility to communicate with a £gC using the Serial Peripheral Interface (SPI).

The serial communication is used:

- to set the parameter
- to read diagnosis
- to activate, to deactivate and to use the Query/Answer protocol
- to activate, to deactivate and to use the low side drivers
- to activate test mode (ST reserved)


### 6.16.1 SPI interface

The SPI interface consists of an input shift register, output shift register and four control signals. DIN is the data input to the input shift register. DO is the data output from the output shift register. SCK is the clock source input while CS is the active low chip select input.

### 6.16.2 SPI protocol

All SPI communications are executed in exact 16 bit increments. The L9779WD-SPI contains a data validation method through the SCK input to keep transmissions with not exactly 16 bits from being written to the device. The SCK input counts the number of received clocks and should the clock counter exceed or count fewer than 16 clocks, the received message is discarded without changes to internal registers.

The general format of the 16 bit transmission for global SPI interface is shown here below:

|  | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIN | X | ADD(4) | ADD (3) | ADD (2) | ADD (1) | ADD (0) | X | $\begin{gathered} \text { DATA IN or } \\ \text { SUBADDRESS (if ADD[4:0]= } 0 \times 10 \text { ) } \end{gathered}$ |  |  |  |  |  |  |  | Parity |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DO | SPI error | ADD(4) | ADD (3) | ADD (2) | ADD (1) | ADD(0) | W/R |  |  |  | DATA | OUT |  |  |  | Parity |

Data to the device (i.e. DIN) consists of a five address bit, eight data bit and data parity. DIN data is the data to be written to the register indicated by address bit. Data returned from the device (i.e. DO) consists of SPI error bit, five address bit, eight data bit and data parity. DO data will be the contents of the register indicated by the address bits.

The communications is controlled through CS, enabling and disabling communication. When CS is at logic high, all SPI communication I/O is tri-stated and no data is accepted. When CS is low, data is latched on the rising edge of SCLK and data is shifted on the falling edge. The DIN pin receives serial data from the master with MSB first. Likewise for DO, data is read MSB first, LSB last. The failed transmission is indicated in the SPI_ERR bit.

Table 55 reports register addresses. Registers differ between write-only and read-only registers.

Write-only registers return all zeroes in MISO DO-DATA OUT field of next frame, with the exception of CLOCK_UNLOCK_RSRST and START_REACT, which return LOCK and OUT_DIS status bit.

Read-only registers (ID and Diagnostic) have unique address $0 \times 10$ and are selected by 5 bit sub-address in MOSI DI-DATA IN field. MISO DO returns 1 at D9 bit and 5bit sub address in ADD[4:0] field.

## Timing characteristics

Figure 73. Timing characteristics diagram


Table 53. Timing characteristics

| Symbol | Parameter | Conditions | Min | Max | Units |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{op}}$ | Transfer frequency | Design Information | - | 8 | MHz |
| $\mathrm{t}_{\text {sclk }}$ | SCK period | Design Information | 125 | - | ns |
| $\mathrm{t}_{\text {lead }}$ | Enable Lead time | Design Information | 525 | - | ns |
| $\mathrm{t}_{\text {lag }}$ | Enable lag time | Design Information | 50 | - | ns |
| $\mathrm{t}_{\text {sclkhs }}$ | SCK high time | Design Information | 38 | - | ns |
| $\mathrm{t}_{\text {sclkls }}$ | SCK low time | Design Information | 38 | - | ns |
| $\mathrm{t}_{\text {sus }}$ | DIN input setup time | Design Information | 20 | - | ns |
| $\mathrm{t}_{\mathrm{hs}}$ | DIN input hold time | Design Information | 20 | - | ns |
| $\mathrm{t}_{\mathrm{a}}$ | DO access time | 50 pF load | - | 60 | ns |
| $\mathrm{t}_{\text {dis }}$ | DO disable time | 50 pF load | - | 100 | ns |
| $\mathrm{t}_{\mathrm{vs}}$ | DO output valid time | 50 pF load | - | 66 | ns |
| $\mathrm{t}_{\mathrm{ho}}$ | DO output hold time | 50 pF load | 0 | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | DO rise time | 50 pF load | - | 30 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | DO fall time | 50 pF load | - | 30 | ns |
| $\mathrm{t}_{\text {csn }}$ | CS negated time | Design Information | 640 | - | ns |
| $\mathrm{t}_{\text {sh }}$ | SCK hold time | Design Information | 20 | - | ns |
| $\mathrm{t}_{\text {csgrt }}$ | CS noise glitch rejection time | - | 50 | 300 | ns |
| $\mathrm{t}_{\text {nodata }}$ | SPI interframe time | Design Information | 1.5 | - | $\mu \mathrm{s}$ |

## Electrical characteristics

Table 54. Electrical characteristics

| Pin | Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCK | SCKı | Low input level | - | -0.3 | - | 1.1 | V |
|  | SCK | High input level | - | 2.3 | - | $\begin{gathered} \text { VDD5 } \\ +0.3 \end{gathered}$ | V |
|  | Vhyst | Hysteresis | - | 0.1 | - | - | V |
|  | In | Input current | - |  | - | 5 | $\mu \mathrm{A}$ |
| DIN | SCKL | Low input level | - | -0.3 | - | 1.1 | V |
|  | SCK | High input level | - | 2.3 | - | $\begin{gathered} \text { VDD5 } \\ +0.3 \end{gathered}$ | V |
|  | Vhyst | Hysteresis | - | 0.1 | - | - | V |
|  | lin | Input current | - | - | - | 5 | $\mu \mathrm{A}$ |
| DO | VDo_L | DO output low level | Isink current $=2 \mathrm{~mA}$ | - | - | 0.5 | V |
|  | VDO_H | DO output high level | Isource current $=2 \mathrm{~mA}$ | $\begin{gathered} \text { VDD5 } \\ -0.5 \end{gathered}$ | - | - | V |
| CS | ENL | Low input level | - | -0.3 | - | 1.1 | V |
|  | ENH | High input level | - | 2.3 | - | $\begin{gathered} \text { VDD5 } \\ +0.3 \end{gathered}$ | V |
|  | Vhyst | Hysteresis | - | 0.1 | - | - | V |
|  | In | Input current | - | - | - | 5 | $\mu \mathrm{A}$ |
|  | Rpu | Pull up resistor | - | 50 | - | 250 | k $\Omega$ |

### 6.16.3 SPI registers

Table 55. SPI registers

| Register | R/W | Address | Description |
| :--- | :---: | :---: | :---: |
| CONFIG_REG1 | W | 0x01 |  |
| CONFIG_REG2 | W | $0 \times 02$ |  |
| CONFIG_REG3 | W |  |  |
| CONFIG_REG4 | W | $0 \times 04$ | Configuration registers |
| CONFIG_REG5 | W | $0 \times 05$ |  |
| CONFIG_REG6 | W | $0 \times 06$ |  |
| CONFIG_REG7 | W | $0 \times 07$ |  |
| CONFIG_REG9/SPI RESPTIME | W | $0 \times 11$ |  |
| CONFIG_REG10/CPS | W | $0 \times 12$ |  |

Table 55. SPI registers (continued)

| Register | R/W | Address | Description |
| :---: | :---: | :---: | :---: |
| LOCK_UNLOCK_SW_RST | W | 0x0C | Disable writing of all configuration bits/ software reset for the device |
| START_REACT | W | 0x0D | Enable power stages/MRD reactivate |
| WD ANSW/WDA RESP CONFIG_REG8 | W | 0x0E | Communicate the WD appropriate answer to WD query/U1A9 WDA Response to query |
| CONTR_REG1 | W | $0 \times 08$ | Control register to switch on/off the OUT |
| CONTR_REG2 | W | $0 \times 09$ |  |
| CONTR_REG3 | W | $0 \times 0 \mathrm{~A}$ |  |
| CONTR_REG4 | W | $0 \times 0 \mathrm{~B}$ |  |
| Following Registers have 0x10+subaddress SPI format |  |  |  |
| IDENT_REG | R | $0 \times 10+0 \times 00$ | Identifier (000) |
| DIA_REG1 | R | 0x10+0x01 | Diagnosis information of device |
| DIA_REG2 | R | 0x10+0x02 |  |
| DIA_REG3 | R | 0x10+0x03 |  |
| DIA_REG4 | R | 0x10+0x04 |  |
| DIA_REG5 | R | 0x10+0x05 |  |
| DIA_REG6 | R | 0x10+0x06 |  |
| DIA_REG7 | R | 0x10+0x07 |  |
| DIA_REG8 | R | 0x10+0x08 |  |
| DIA_REG9 | R | 0x10+0x09 |  |
| DIA_REG10 | R | 0x10+0x0A |  |
| DIA_REG11 | R | 0x10+0x0B |  |
| DIA_REG12 | R | 0x10+0x0C | Diagnostic register 12 |
| DIA_REG13 | R | 0x10+0x0D | WDA RESPTIME |
| DIA_REG14 | R | 0x10+0x0E | WDA REQULO |
| DIA_REG15 | R | 0x10+0x0F | WDA REQUHI |
| DIA_REG16 | R | 0x10+0x10 | WDA RST_AB1_CNT |

## Command register

Table 56. CLOCK_UNLOCK_SW_RST

| Bit | DIN | DO |
| :---: | :---: | :---: |
| 15 | X | SPI ERROR |
| 14 | ADD(4) | ADD(4) |
| 13 | ADD(3) | ADD(3) |
| 12 | ADD(2) | ADD(2) |
| 11 | ADD(1) | ADD(1) |
| 10 | ADD(0) | ADD(0) |
| 9 | $X$ | 0 |
| 8 | $X$ | 0 |
| 7 | $X$ | 0 |
| 6 | $X$ | 0 |
| 4 | $X$ | 0 |
| 3 | XW_RESET | 0 |
| 2 | LOCK | 0 |
| 1 | Odd Parity | COCK |
| 0 |  | Xdd Parity |

This command disables ("lock") writing of all configuration registers. The commands have no relevant data as command data bit - they may be set to ' 1 ' or ' 0 '.

Default state is configuration registers not locked.
The content of lockable bit is valid both if the bits are locked or if they are unlocked. Writing data to the bit is possible if the bits are unlocked; the new values become valid during the execution of the write command.

This command generates a L9779WD-SPI internal reset initiated by the $\mu$ C's software ("software reset") that clears all the configuration and diagnostic registers and switch-off all the drivers.

The command has no relevant data as command data bit - they may be set to ' 1 ' or ' 0 '.
Table 57. START_REACT

| Bit | DIN | DO |
| :---: | :---: | :---: |
| 15 | $X$ | SPI ERROR |
| 14 | $\operatorname{ADD}(4)$ | $\operatorname{ADD}(4)$ |
| 13 | $\operatorname{ADD}(3)$ | $\operatorname{ADD}(3)$ |
| 12 | $\operatorname{ADD}(2)$ | $\operatorname{ADD}(2)$ |
| 11 | $\operatorname{ADD}(1)$ | $\operatorname{ADD}(1)$ |

Table 57. START_REACT (continued)

| Bit | DIN | DO |
| :---: | :---: | :---: |
| 10 | ADD(0) | ADD(0) |
| 9 | $X$ | 0 |
| 8 | $X$ | 0 |
| 7 | $X$ | 0 |
| 6 | $X$ | 0 |
| 5 | $X$ | 0 |
| 4 | STOP | 0 |
| 3 | START | 0 |
| 2 | MRD_REACT | 0 |
| 1 | Odd Parity | OUT_DIS |
| 0 |  | Odd Parity |

The command START sets the bit <OUT_DIS> to ' 0 '. With <OUT_DIS> = ' 0 ' the outputs [OUT1...OUT10] [OUT13...OUT28] and [IGN1...IGN4] can be activated using control registers. After a reset (default state) the bit is <OUT_DIS>='1' and the outputs are disabled (so any SPI data frame writing control registers is ignored and the power stages are all switched off).

The command has no relevant data as command data bit - they may be set to ' 1 ' or ' 0 '. This command allows the $\mu \mathrm{C}$ turning on the MRD if it is switched off due to over current.

## Configuration registers

## CONFIG_REG1

## Configuration register 1



## CONFIG_REG2

Configuration register 2

| 7 |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  |  |  |  |  |  | Charge pump OFF | LS_IGN_OFF |
| - |  |  |  |  |  |  | W | W |
| Address: | 00010 |  |  |  |  |  |  |  |
| Type: | W (write access: WRITE_CONFIG2) |  |  |  |  |  |  |  |
| Reset: | 00001000 |  |  |  |  |  |  |  |
|  | [7:5] |  |  |  |  |  |  |  |
|  | [4:2] |  |  |  |  |  |  |  |
|  | [1] | $\begin{aligned} & \text { Ch } \\ & 0= \\ & 1= \end{aligned}$ | ult) |  |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{LS} \\ & 0= \\ & 1= \end{aligned}$ | $=C$ <br> eha | g |  |  |  |  |

## CONFIG_REG3



## CONFIG_REG4

## Configuration register 4



## CONFIG_REG5



## CONFIG_REG6

## Configuration register 6



## CONFIG_REG7

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IGN_DIA_MODE | IGN_DIA_SGEN | TD_MASK_X2 | CPS/Stepper Unlock | $\begin{aligned} & @_{1} \\ & z_{1} \\ & 0_{1} \\ & 0 \\ & \frac{1}{0} \end{aligned}$ |  | OUT14_EN_LB | OUT13_EN_LB |
| W |  |  |  |  |  |  |  |
| Address: | 00111 |  |  |  |  |  |  |
| Type: | W (write access: WRITE_CONFIG7) |  |  |  |  |  |  |
| Reset: | 01010000 |  |  |  |  |  |  |
|  | [7] IGN_DIA <br> 1: latch <br> 0 : no latch | MODE: IGN mode mode | lagnosis mo | shor |  |  |  |
|  | [6] IGN_DIA <br> 1: Curren <br> 0 : Voltag | SGEN: IGN <br> t diagnosis e <br> diagnosis di | agnosis en <br> bled <br> bled | sho |  |  |  |
|  | [5] TD_MAS <br> 0: Td_ma <br> 1: Td_ma | K_X2: <br> sk as specifie sk doubled for | in respectiv OUT13 to | for | OU |  |  |
|  | [4] CPS/Step <br> 1: Stepp <br> 0: CPS m | per Unlock b r mode selec mode selected | d (default) |  |  |  |  |
|  | [3] OUTC_H <br> 1: LB fun <br> 0 : LB fun | S_EN_LB: Lo ction is enabl ction is disabl | battery fun for OUTC for OUTC | nabl |  |  |  |
|  | [2] OUTA_H 1: LB fun 0: LB fun | S_EN_LB: Lo ction is enabl ction is disabl | battery fun for OUTA for OUTA | nable |  |  |  |
|  | [1] OUT14_ 1: LB fun 0 : LB fun | EN_LB: Low ction is enabl ction is disabl | ttery functio for OUT14 for OUT1 |  |  |  |  |
|  | [0] OUT13 <br> 1: LB fun <br> 0 : LB fun | EN_LB: Low ction is enabl ction is disabl | ttery functio for OUT13 for OUT13 |  |  |  |  |
| Note: The bit OUTA_HS, OUTC_HS_EN_LB has priority over the CPS_CONFx bit, this means that if one of OUT21,25_EN_LB is set to 1 the OUT21... 28 become independent power stages. |  |  |  |  |  |  |  |

## WD_ANSW/WDA RESP/CONFIG_REG8

## Configuration register 8

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESP | RESP | RESP | RESP | RESP | RESP | RESP | RESP |
|  |  |  |  |  |  |  |  |

Address: 01110
Type: W
Reset:
[7:0] RESP: the answer of the $\mu \mathrm{C}$ to the monitoring module question of the U-Chip - to the U-Chipinternal logic of the monitoring module.

CONFIG_REG9/SPI RESPTIME
Configuration register 9


## CONFIG_REG10 (CPS Configuration register)

Configuration register 10

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| see Table 37 ${ }^{\text {3 }}$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| Address: | 10010 |  |  |  |  |  |  |
| Type: | WR_CPS |  |  |  |  |  |  |
| Reset: | - |  |  |  |  |  |  |

[7:1] See Table 37
[0] CPS_CONF (CPS mode is enabled if REG7 bit4 is cleared first)
1: OUTA...OUTD are configured as 2 full-bridge for stepper motor driving (default)
0: OUTA...OUTD are configured as half bridges

IDENT_REG/DIA_REG[1:5]
Diagnostic register 1, 2, 3, 4, 5

| DIA_REG1 | $7 \quad 6$ | 5 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OUT4_DIAG | OUT3_DIAG | OUT2_DIAG |  | OUT1_DIAG |  |
|  | 0 | OUT7_DIAG | OUT6_DIAG |  | OUT5_DIAG |  |
| DIA_REG3 | OUT14_DIAG | OUT13_DIAG | WDA_STATUS | 1 | 0 | 0 |
| DIA_REG4 | OUT18_DIAG | OUT17_DIAG | OUT16 |  | OUT15_DIAG |  |
| DIA_REG5 | RESERVED |  | OUT20 |  | 0 | 0 |
| Address: | 10000 |  |  |  |  |  |
| Subaddress: | 0000 0001, <br> 00000010 , <br> 0000 0011, <br> 00000100 , <br> 00000101 |  |  |  |  |  |
| Type: | R (Read only) |  |  |  |  |  |
| Reset: | 00000000 |  |  |  |  |  |
| DIA_REG1:[7:6] | OUT4_DIAG: Diagn <br> 00: Short-circuit to <br> 01: Open load (OL) <br> 10: Short-circuit to <br> 11: Power stage OK | bit of power nd (SCG) <br> (SCB) <br> NO FAIL | UT4 |  |  |  |
| DIA_REG1:[5:4] | OUT3_DIAG: Diagn <br> 00: Short-circuit to g <br> 01: Open load (OL) <br> 10: Short-circuit to <br> 11: Power stage OK | bit of power nd (SCG) <br> (SCB) <br> NO FAIL | UT3 |  |  |  |

DIA_REG1:[3:2] OUT2_DIAG: Diagnosis bit of power stage OUT2
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG1:[1:0] OUT1_DIAG: Diagnosis bit of power stage OUT1
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA REG2:[7:6] 00
DIA_REG2:[5:4] OUT7_DIAG: Diagnosis bit of power stage OUT7
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG2:[3:2] OUT6_DIAG: Diagnosis bit of power stage OUT6
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG2:[1:0] OUT5_DIAG: Diagnosis bit of power stage OUT5
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG3:[7:6] OUT14_DIAG: Diagnosis bit of power stage OUT14
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG3:[5:4] OUT13_DIAG: Diagnosis bit of power stage OUT13
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA REG3:[3] WDA STATUS: status of WDA pin, not latched
DIA_REG3:[2] RESERVED: not used
DIA_REG3:[1:0] 00
DIA_REG4:[7-6] OUT18_DIAG: Diagnosis bit of power stage OUT18
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL

DIA_REG4:[5-4] OUT17_DIAG: Diagnosis bit of power stage OUT17
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG4:[3-2] OUT16_DIAG: Diagnosis bit of power stage OUT16
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG4:[1-0] OUT15_DIAG: Diagnosis bit of power stage OUT15
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG5:[7:4] RESERVED: All bit read 1
DIA_REG5:[3-2] OUT20_DIAG: Diagnosis bit of power stage OUT20
00: Short-circuit to ground (SCG)
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
DIA_REG5:[1-0] 00
Note: All diagnosis bits (including OT1, F1, OT2, F2) will be cleared automatically by reading - i.e. if a diagnosis bit indicates a fault this fault has occurred after the last read access to this register.

## Diagnostic register 6 and 7

## DIA_REG6

Diagnostic register 6

|  | $7 \quad 6$ | $5 \quad 4$ | $3 \quad 2$ | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Configured as single power stages | OUT24_DIAG | OUT23_DIAG | OUT22_DIAG | OUT21_DIAG |
| Configured as H bridge | H1_DIAG |  |  |  |

Address: 10000
Subaddress: 00000110
Type: $\quad$ (Read only)
Reset: 00000000

## Configured as single power stages

[7-6] OUT24_diag[1:0]: Diagnosis bit of OUT24
00: Short-circuit to ground
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
[5-4] OUT23_diag[1:0]: Diagnosis bit of OUT23
00: Short-circuit to VB
01: Open load (OL)
10: Short-circuit to GND
11: Power stage OK NO FAIL
[3-2] OUT22_diag[1:0]: Diagnosis bit of OUT22
00: Short-circuit to ground
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
[1-0] OUT21_diag[1:0]: Diagnosis bit of OUT21
00: Short-circuit to VB
01: Open load (OL)
10: Short-circuit to GND
11: Power stage OK NO FAIL

## Configured as H bridge

[7-0] H1_diag[7:0]: Diagnosis bit of H 1 bridge
00000001: Short to Ground (OFF)
00000101: Short to VBAT (OFF)
00000100: Open Load (OFF)
00000010: Open Load (ON)
00000011: Over current (ON)
00000111: Fault detection running (ON)
11111111: Power stages OK NO FAULT
All other combinations: NOT USED

## DIA_REG7

| Configured as single power stages | $7 \quad 6$ | 5 4 | $3 \quad 2$ | 10 |
| :---: | :---: | :---: | :---: | :---: |
|  | OUT28_DIAG | OUT27_DIAG | OUT26_DIAG | OUT25_DIAG |
| Configured as H bridge | H2_DIAG |  |  |  |
| Address: | 10000 |  |  |  |
| Subaddress: | 00000111 |  |  |  |
| Type: | R (Read only) |  |  |  |
| Reset: | 00000000 |  |  |  |

## Configured as single power stages

[7-6] OUT28_DIAG[1:0]: Diagnosis bit of OUT28
00: Short-circuit to ground
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
[5-4] OUT27_DIAG[1:0]: Diagnosis bit of OUT27
00: Short-circuit to ground
01: Open load (OL)
10: Short-circuit to BAT (SCB)
11: Power stage OK NO FAIL
[3-2] OUT26_DIAG[1:0]: Diagnosis bit of OUT26
00: Short-circuit to VB
01: Open load (OL)
10: Short-circuit to GND
11: Power stage OK NO FAIL
[1-0] OUT25_DIAG[1:0]: Diagnosis bit of OUT25
00: Short-circuit to VB
01: Open load (OL)
10: Short-circuit to GND
11: Power stage OK NO FAIL

## Configured as H bridge

```
[7-0] H2_diag[7:0]: Diagnosis bit of H2 bridge
            00000001: Short to Ground (OFF)
            00000101: Short to VBAT (OFF)
            00000100: Open Load (OFF)
            00000010: Open Load (ON)
            00000011: Over current (ON)
            00000111: Fault detection running (ON)
            11111111: Power stages OK NO FAULT
            All other combinations: NOT USED
```


## DIA_REG8

Diagnostic register 8


## DIA_REG9

Diagnostic register 9


## DIA_REG10

Diagnostic register 10


Note: <OUT_DIS>: this bit has to be set to 0 with the command START before power stages OUTx and IGNx can be activated. As long as <OUT_DIS>=1 any data for these power stages are ignored. It is not affected by reading, and it is reset by $P O R$, software reset SW_RST command and when the RST pin is asserted.

## DIA_REG11

Diagnostic register 11


## DIA_REG12

## Diagnostic register 12



## Watchdog related SPI registers

SPI registers WDA_RESPTIME,REQULO, REQUHI, RST_AB1_CNT are defined as here below:

## DIA_REG13/WDA_RESPTIME

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | RESPTIME5 | RESPTIME4 | RESPTIME3 | RESPTIME2 | RESPTIME1 | RESPTIMEO |
| R |  |  |  |  |  |  |  |
| Address: | 10000 |  |  |  |  |  |  |
| Subaddress: | 00001101 |  |  |  |  |  |  |
| Type: | R (Read only) |  |  |  |  |  |  |
| Reset: | 0011 1111b (reset source: Bit 5-0: RST_UV, RST_PRL; Bit 6-7: RST_UV) |  |  |  |  |  |  |
|  | ] 0 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

[5-0] RESPTIME (5-0): Response-time $=\left(1+101^{*} R E S P T I M E(5-0)\right) * 1 / f \_c l k ~ w i t h ~ f \_c l k ~=~ 64 k H z ~$ The error counter is incremented by one on a controller write access to this register! not locked by command LOCK
<RESPTIME(5..0)> may be written by the command WR_RESPTIME

## DIA_REG14/REQULO

## Diagnostic register 14

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WDA_INT | ERR_CNT2 | ERR_CNT1 | ERR_CNT0 | REQU3 | REQU2 | REQU1 | REQU0 |
| R |  |  |  |  |  |  |  |

Address: 10000
Subaddress: 00001110
Type: $\quad$ R (Read only)
Reset: 1110 0000b (reset source: Bit 6-4: RST_UV, RST_PRL; Bit 7, 3-0: RST_UV)
[7] WDA_INT: '1': ERROR COUNTER > 4
[6-4] ERR_CNT (2-0): value of the ERROR COUNTER
[3-0] REQU (3-0): 4-bit question

## DIA_REG15/REQUHI

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESP_CNT1 | RESP_CNTO | RESP_ERR | RESP_Z0 | CHRT | W_RESP | NO_RESP | $\underset{\text { LY }}{\text { RESP_TO_EAR }}$ |
| R |  |  |  |  |  |  |  |
| Address: | 10000 |  |  |  |  |  |  |
| Subaddress: | 00001111 |  |  |  |  |  |  |
| Type: | $R$ (Read only) |  |  |  |  |  |  |
| Reset: | 1100 0000b (reset source: RST_UV, Bit 4 additionally RST_PRL) |  |  |  |  |  |  |

[7-6] RESP_CNT(1-0):
'1': Rēsponse before time window was opened; reset to zero at sequencer-run $1^{(1)}$
[5] RESP_ERR:
'1': 1 byte of the 32 -bit response is incorrect ${ }^{(1)}$
[4] RESP_Z0:
'1': Controller set response-time to 0 ms ; a correct response within the time window nevertheless increments the error counter by one ' 0 ': Response-time is greater than 0 ms
[3] CHRT:
'1': Controller has changed response-time; reset to zero after a read access and after the next sequencer run
[2] W_RESP:
'1': incorrect response in value; reset to zero at sequencer-run ${ }^{(1)}$
[1] NO_RESP:
'1': no response; timer is restarted automatically; reset to zero after a read access
[0] RESP_TO_EARLY:
'1': Response before time window was opened; reset to zero at sequencer-run ${ }^{(1)}$

1. Sequencer-run: A sequencer-run is initiated by the writing of a complete response (RESP_BYTE3â $€$ |RESP_BYTE0) or by writing of a response-time <RESPTIME> or by reaching the end of a time window. In case WDA reference time base (1/f_clk) has to be changed to f_clk $=39 \mathrm{kHz}$, CONFIG6 bit1 has to be written to 0 before sequencer-run is started.

RESP_TO_EARLY = '1':
monitoring module has received a response before beginning of the time window and therefore this was rejected. Reception of a response means "end of reception of RESP_BYTEO" after the other response bytes (i.e. RESP_BYTE3, RESP_BYTE2, RESP_BYTE1 - in this order!) have been received.

NO_RESP = '1':
monitoring module has received no response at all or a response too late after the time window already closed. However, a response too late might be read as RESP_TO_EARLY, as a too late response is at the same time a too early response concerning the next WDG cycle. Which results in the NO_RESP monitoring being overwritten by a RESP_TO_EARLY monitoring.
This means that no "end of reception of RESP_BYTE0" was detected before the end of the time window - neither during the time window nor before beginning of the time window. (Remember: RESP_BYTEO is the last of four response bytes!)

```
W_RESP = '1':
```

an error occurred during the sequencer run before.
RESP_ERR = '1':
an error occurred during the actual sequencer run. The bit will be set to ' 1 ' after receiving any incorrect answer byte and will remain ' 1 ' until the end of the actual sequencer run (no matter if the other answer bytes in this sequencer run are correct or not).

At the end of a sequencer run the error bit W_RESP will be set to the actual value of RESP ERR, and thereafter the error bit RESP ERR will be cleared to ' 0 '. RESP_CNT = '11': waiting for RESP_BYTE3 RESP_CNT = '10': waiting for RESP_BYTE2 (after RESP_BYTE3 was received) RESP_CNT = '01': waiting for RESP_BYTE1 (after RESP_BYTE2 was received) RESP_CNT = '00': waiting for RESP_BYTE0 (after RESP_BYTE1 was received)

## DIAG_REG16/RST_AB1_CNT

## Diagnostic register 16

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | AB1_CNT2 | AB1_CNT1 | AB1_CNT0 | RST_CNT2 | RST_CNT1 | RST_CNT0 |
| R |  |  |  |  |  |  |  |

Address: 10000
Subaddress: 00010000
Type: $\quad$ R (Read only)
Reset: 0000 0000b (reset source: Bit 6...0: only RST_UV; RST_PRL has no effect)
[7] 0
[6] 0
[5-3] AB1_CNT (2-0)
[2-0] RST_CNT (2-0) reset counter RST_CNT

## Control registers CONTR1 to 4

They control the output stages OUT1...10, OUT13...20, OUT21... 28 and IGNn.
CMD $=1$ OUTPUT ONCMD $=0$ OUTPUT OFF
CONTR_REG1
Control register 1


## CONTR_REG2

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMD_OUT15 | CMD_OUT14 | DON'T CARE | RESERVED | CMD_IGN1 | CMD_IGN2 | CMD_IGN3 | CMD_IGN4 |
| Address: | 01001 |  |  |  |  |  |  |
| Type: | Via DATA frame |  |  |  |  |  |  |
| Reset: | 00000000 (ALL outputs switched OFF) |  |  |  |  |  |  |
|  | [7] CMD_OUT15 |  |  |  |  |  |  |
|  | 1: OUT15 - Power stage switched ON |  |  |  |  |  |  |
|  | 0: OUT15-Power stage switched OFF |  |  |  |  |  |  |
|  | [6] CMD_OUT14 |  |  |  |  |  |  |
|  | 1: OUT14 - Power stage switched ON |  |  |  |  |  |  |
|  | 0: OUT14 - Power stage switched OFF |  |  |  |  |  |  |
|  | [5] DON'T CARE |  |  |  |  |  |  |
|  | [4] RESERVED |  |  |  |  |  |  |
|  | [3] CMD_IGN1 |  |  |  |  |  |  |
|  | 1: IGN1 - Power stage switched ON |  |  |  |  |  |  |
|  | 0: IGN1 - Power stage switched OFF |  |  |  |  |  |  |
|  | [2] CMD_IGN2 |  |  |  |  |  |  |
|  | 1: IGN2 - Power stage switched ON |  |  |  |  |  |  |
|  | 0: IGN2 - Power stage switched OFF |  |  |  |  |  |  |
|  | [1] CMD_IGN3 |  |  |  |  |  |  |
|  | 1: IGN3 - Power stage switched ON |  |  |  |  |  |  |
|  | 0: IGN3 - Power stage switched OFF |  |  |  |  |  |  |
|  | [0] CMD_IGN4 |  |  |  |  |  |  |
|  | 1: IGN4 - Power stage switched ON |  |  |  |  |  |  |
|  | 0: IGN4 - Power stage switched OFF |  |  |  |  |  |  |

## CONTR_REG3

Control register 3


1: OUT18 - Power stage switched ON
0: OUT18 - Power stage switched OFF
3 CMD_OUT17
1: OUT17 - Power stage switched ON
0: OUT17 - Power stage switched OFF
4 CMD_OUT13
1: OUT13 - Power stage switched ON
0: OUT13 - Power stage switched OFF
5 CMD_OUT16
1: OUT16 - Power stage switched ON
0: OUT16 - Power stage switched OFF
6 CMD_OUT21
1: OUT21 - Power stage switched ON (High side driver)
0: OUT21 - Power stage switched OFF
Note: If CPS_CONF=0 (single power stages configuration) ENABLE
0 : stepper motor driver disabled
1: stepper motor driver enabled
Note: If CPS_CONF=1(stepper motor driving configuration)
7 CMD_OUT22
1: OUT22 - Power stage switched ON
Note: If CPS_CONF=0 (single power stages configuration)
0: OUT22 - Power stage switched OFF
DIR
0 : forward direction
1: backward direction
Note: if CPS_CONF=1(stepper motor driving configuration)

Note: The meaning of some CONTR_REG3 bit depends on the configuration of bit CPS_CONF of CONF_REG1

## CONTR_REG4

|  |  | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPS_CONF $=0$ | RESERVED | CMD_OUT28 | CMD_OUT27 | CMD_OUT26 | CMD_OUT25 | CMD_OUT24 | CMD_OUT23 |
| CPS_CONF = 1 |  |  |  |  |  |  | PWM |
| Address: | 01011 |  |  |  |  |  |  |

Type:
Reset: $\quad 00000000$ (ALL outputs switched OFF)
[6-7] RESERVED: NOT used
[5] CMD_OUT28
1: OUT28 Power stage switched ON
0: OUT28 Power stage switched OFF
[4] CMD_OUT27
1: OUT27 Power stage switched ON
0: OUT27 Power stage switched OFF
[3] CMD_OUT26
1: OUT26 - Power stage switched ON (High side driver)
0: OUT26 - Power stage switched OFF
[2] CMD_OUT25
1: OUT25 - Power stage switched ON (High side driver)
0: OUT25 - Power stage switched OFF
[1] CMD_OUT24
1: OUT24 - Power stage switched ON
0: OUT24 - Power stage switched OFF
[0] If CPS_CONF=0 (single power stages configuration) CMD_OUT23
1: OUT23 Power stage switched ON
0: OUT23 Power stage switched OFF
if CPS_CONF=1(stepper motor driving configuration)
PWM
$1 \rightarrow 0$ : no step change in the driving sequence
$0 \rightarrow 1$ : step change in the driving sequence (next step applied)

Note: The meaning of some CONTR_REG4 bit depends on the configuration of bit CPS_CONF of CONF_REG1.

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com.
ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 7.1 HiQUAD-64 package information

Figure 74. HiQUAD-64 package outline


Table 58. HiQUAD-64 package mechanical data

| Ref | Dimensions |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Millimeters |  |  | Inches ${ }^{(1)}$ |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| A | - | - | 3.15 | - | - | 0.1240 |
| A1 | 0 | - | 0.25 | 0 | - | 0.0098 |
| A2 | 2.50 | - | 2.90 | 0.0984 | - | 0.1142 |
| A3 | 0 | - | 0.10 | 0 | - | 0.0039 |
| b | 0.22 | - | 0.38 | 0.0087 | - | 0.0150 |
| c | 0.23 | - | 0.32 | 0.0091 | - | 0.0126 |
| $\mathrm{D}^{(2)}$ | 17.00 | - | 17.40 | 0.6693 | - | 0.6850 |
| D1 | 13.90 | 14.00 | 14.10 | 0.5472 | 0.5512 | 0.5551 |
| D2 | 2.65 | 2.80 | 2.95 | 0.1043 | 0.1102 | 0.1161 |
| E | 17.00 | - | 17.40 | 0.6693 | - | 0.6850 |
| $E 1^{(1)}$ | 13.90 | 14.00 | 14.10 | 0.5472 | 0.5512 | 0.5551 |
| E2 | 2.35 | - | 2.65 | 0.0925 | - | 0.1043 |
| E3 | 9.30 | 9.50 | 9.70 | 0.3661 | 0.3740 | 0.3819 |
| E4 | 13.30 | 13.50 | 13.70 | 0.5236 | 0.5315 | 0.5394 |
| e | - | 0.65 | - | - | 0.0256 | - |
| F | - | 0.12 | - | - | 0.0047 | - |
| G | - | 0.10 | - | - | 0.0039 | - |
| L | 0.80 | - | 1.10 | 0.0315 | - | 0.0433 |
| N | - | - | $10^{\circ}$ | - | - | $10^{\circ}$ |
| s | $0^{\circ}$ | - | $7^{\circ}$ | $0^{\circ}$ | - | $7^{\circ}$ |

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm (.006inc.).

## 8 Revision history

Table 59. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 08-Apr-2015 | 1 | Initial release. |
| 08-May-2015 | 2 | Updated Table 30, 31, 32 and 33 for the pins OUTA/B/C/D <br> (High-side) the "Ron max" value is changed in 1.7 $\Omega$. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2015 \text { STMicroelectronics - All rights reserved }
$$

## Стандарт Злектрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:
Телефон: +7 8126271435
Электронная почта: sales@st-electron.ru
Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера H, помещение 100-Н Офис 331


[^0]:    1. Not to be tested, already covered by single low side measure and guaranteed by design.
