

# Microwave Wideband Synthesizer with Integrated VCO

# Data Sheet **[ADF4371](https://www.analog.com/ADF4371?doc=ADF4371.pdf)**

# <span id="page-0-0"></span>**FEATURES**

**RF output frequency range: 62.5 MHz to 32,000 MHz Fractional-N synthesizer and Integer N synthesizer High resolution 39-bit fractional modulus Typical spurious PFD: −90 dBc Integrated rms jitter: 38 fs (1 kHz to 100 MHz) Normalized phase noise floor: −234 dBc/Hz PFD operation to 250 MHz Reference frequency operation to 600 MHz Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output 62.5 MHz to 8,000 MHz output at RF8x and RFAUX8x 8,000 MHz to 16,000 MHz output at RF16x 16,000 MHz to 32,000 MHz output at RF32x Lock time approximately 3 ms with automatic calibration Lock time <30 μs with autocalibration bypassed Analog and digital power supplies: 3.3 V VCO power supply: 3.3 V and 5 V RF output mute function 7mm × 7mm, 48-terminal LGA package** 

# <span id="page-0-1"></span>**APPLICATIONS**

**Wireless infrastructure (multicarrier global system for mobile communication (MC-GSM), 5 G) Test equipment and instrumentation Clock generation Aerospace and defense** 

# <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The ADF4371 allows implementation of fractional-N or Integer N phase-locked loop (PLL) frequency synthesizers when used with an external loop filter and an external reference frequency. The wideband microwave voltage controlled oscillator (VCO) design allows frequencies from 62.5 MHz to 32 GHz to be generated.

The ADF4371 has an integrated VCO with a fundamental output frequency ranging from 4000 MHz to 8000 MHz. In addition, the VCO frequency is connected to divide by 1, 2, 4, 8, 16, 32, or 64 circuits that allows the user to generate radio frequency (RF) output frequencies as low as 62.5 MHz at RF8x. A frequency multiplier at RF16x generates from 8 GHz to 16 GHz. A frequency quadrupler generates frequencies from 16 GHz to 32 GHz at RF32x. RFAUX8x duplicates the frequency range of RF8x or permits direct access to the VCO output. To suppress the unwanted products of frequency multiplication, a harmonic filter exists between the multipliers and the output stages of RF16x and RF32x.

<span id="page-0-3"></span>Control of all on-chip registers is through a 3-wire interface. The ADF4371 operates with analog and digital power supplies ranging from 3.15 V to 3.45 V, and 5 V for the VCO power supply. The ADF4371 also contains hardware and software power-down modes.



#### **Rev. 0 [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADF4371.pdf&product=ADF4371&rev=0)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.** ©2019 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# **TABLE OF CONTENTS**





# <span id="page-1-0"></span>**REVISION HISTORY**

1/2019-Revision 0: Initial Version

# <span id="page-2-0"></span>SPECIFICATIONS

 $4.75 \text{ V} \leq \text{VCC\_VCO} \leq 5.25 \text{ V}$ , all other supply pins  $(AV_{DD}) = 3.3 \text{ V} \pm 5\%$ ,  $GND = 0 \text{ V}$ , dBm referred to 50  $\Omega$ ,  $T_A$  = whole operating temperature range, unless otherwise noted.

### <span id="page-2-1"></span>**Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments** REFP AND REFN CHARACTERISTICS Input Frequency Single-Ended Mode 10 10 500 MHz Doubler disabled Differential Mode 10 10 600 MHz Doubler disabled Single-Ended or Differential Mode | 10 125 | MHz | Doubler enabled Input Sensitivity Single-Ended Mode  $\vert$  0.4  $\vert$  0.4  $\vert$  V p-p  $\vert$  REFP biased at AV<sub>DD</sub>/2, ac coupling ensures  $AV<sub>DD</sub>/2$  bias Differential Mode 0.4 1.8 V p-p Low voltage differential signal (LVDS) and low voltage positive emitter coupled logic (LVPECL) compatible, REFP and REFN biased at 2.1 V, ac coupling ensures 2.1 V bias Input Capacitance Single-Ended Mode 8.9 pF Differential Mode  $\vert$  1.4 pF Input Current  $\qquad$   $\qquad$ 300 µA Differential reference programmed Phase Detector Frequency **160** MHz Fractional mode 250 | MHz | Integer mode CHARGE PUMP Charge Pump Current, Sink and Source ICP High Value and the set of the set o Low Value 0.35 mA Current Matching  $\vert$   $\vert$   $\vert$   $\vert$  3  $\vert$   $\vert$   $\vert$  0.5 V  $\leq$  voltage at the CPOUT pin  $(V_{CP}) \leq$ VDD\_VP − 0.5 V I<sub>CP</sub> vs. V<sub>CP</sub> 3  $\begin{array}{|c|c|c|c|c|c|c|c|} \hline \end{array}$  3  $\begin{array}{|c|c|c|c|c|c|c|c|} \hline \end{array}$  0.5 V ≤ V<sub>CP</sub> ≤ VDD\_VP − 0.5 V  $I_{CP}$  vs. Temperature  $\begin{vmatrix} 1 & 1.5 & 1.5 \end{vmatrix}$  with  $\begin{vmatrix} 0 & 1 \end{vmatrix}$  vs. Temperature LOGIC INPUTS CS, SDIO, SCLK, and CE is 3 V logic Input High Voltage  $\vert$  V<sub>INH</sub> 1.17 V Input Low Voltage  $\vert$  V<sub>INL</sub>  $\vert$  V<sub>INL</sub> 0.63 V Input Current IINH/IINL ±1 µA Input Capacitance  $\begin{vmatrix} C_{\text{IN}} & 3.0 & \end{vmatrix}$  pF LOGIC OUTPUTS Output High Voltage  $\vert V_{\text{OH}} \vert$  AV<sub>DD</sub>  $-0.4$ V 3.3 V output selected 1.5 1.875 | V | 1.8 V output selected Output High Current I<sub>OH</sub> I<sub>OH</sub> IOH 500 | µA Output Low Voltage  $\vert$  V<sub>OL</sub>  $\vert$  V  $\vert$  Output low current (I<sub>OL</sub>) = 500 µA



# Data Sheet **[ADF4371](https://www.analog.com/ADF4371?doc=ADF4371.pdf)**





 $1 T_A = 25^{\circ}$ C, AV<sub>DD</sub> = 3.3 V, VCC\_VCO = 5.0 V, prescaler = 4/5, reference frequency (f<sub>REFP</sub>) = 50 MHz, PFD frequency (f<sub>FFD</sub>) = 50 MHz, and RF frequency (f<sub>RF</sub>) = 5001 MHz. RF8x enabled. All RF outputs are disabled.

<sup>2</sup> Guaranteed by design and characterization.

<sup>3</sup> RF output power using th[e EV-ADF4371SD2Z](https://www.analog.com/EVAL-ADF4371?doc=ADF4371.pdf) evaluation board differential outputs combined using a Marki BAL-0036 balun, and measured by a spectrum analyzer with the evaluation board and cable losses de-embedded. Highest power output selected for RF8P, RF8N, RFAUX8P, and RFAUX8N.

<sup>4</sup> Use this value to calculate the phase noise for any application. To calculate inband phase noise performance as seen at the VCO output, use the following formula: −233 +  $10\log(f_{\text{PFD}}) + 20\log N$ . The value given is the lowest noise mode for the fractional channel.

<sup>5</sup> Use this value to calculate the phase noise for any application. To calculate inband phase noise performance as seen at the VCO output, use the following formula: −234 +  $10\log(f_{\text{PFD}}) + 20\log N$ . The value given is the lowest noise mode for the integer channel.

<sup>6</sup> The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an radio frequency;  $(f_{RF})$  and at a frequency offset (f) is given by PN1\_f + 10log(10 kHz/f) + 20log(f<sub>RF</sub>/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in the [ADIsimPLL](https://www.analog.com/ADIsimPLL?doc=ADF4371.pdf) design tool.

<sup>7</sup> Lock time is measured for 100 MHz jump with standard evaluation board configuration.

# <span id="page-6-0"></span>**TIMING SPECIFICATIONS**

### <span id="page-6-5"></span>**Table 2.**



### *Timing Diagrams*

<span id="page-6-3"></span><span id="page-6-2"></span><span id="page-6-1"></span>

<span id="page-6-6"></span><span id="page-6-4"></span>*Figure 5. 3-Wire, MSB First, Descending Data, Streaming*

# <span id="page-7-0"></span>ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 3.**



## <span id="page-7-1"></span>**THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{\text{JC}}$  is the junction to case thermal resistance.

#### **Table 4. Thermal Resistance**



<sup>1</sup> Test Condition 1: Thermal impedance simulated values are based on JESD51 standard.

#### <span id="page-7-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $1$  GND = 0 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

# <span id="page-8-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



*Figure 6. Pin Configuration*

#### **Table 5. Pin Function Descriptions**





# <span id="page-10-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



*Figure 7. Open-Loop VCO Phase Noise, 4.0 GHz, VCC\_VCO = 5 V*



*Figure 8. Open-Loop VCO Phase Noise, 5.7 GHz, VCC\_VCO = 5 V*



*Figure 9. Open-Loop VCO Phase Noise, 8.0 GHz, VCC\_VCO = 5 V*



*Figure 10. Open-Loop VCO Phase Noiseat RF16x Output, 11.4 GHz, VCC\_VCO=5 V*



*Figure 11. Open-Loop VCO Phase Noiseat RF16xOutput, 16.0 GHz, VCC\_VCO=5 V*



*Figure 12. Open-Loop VCO Phase Noise over Temperature, 8.0 GHz, VCC\_VCO = 5 V*

Rev. 0 | Page 11 of 48

16982-009



<span id="page-11-0"></span>*Figure 13. RF8P and RF8N Output Power, De-Embedded Board and Cable Measurement, Combined Using Balun (7.4 nH Inductors, 10 pF AC Coupling Capacitors Limit Power at Low Frequencies)*



*Figure 14. PFD Spurious Sweep, PFD Frequency = 61.44 MHz, Loop Filter Bandwidth = 100 kHz*



*Figure 15. RF8P and RF8N Output Harmonics, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 16. Integer Boundary Spurious Sweep vs. Corner Frequency, PFD Frequencies = 61.44 MHz, 122.88 MHz, and 153.6 MHz, Loop Filter Bandwidth = 100 kHz*



*Figure 17. RF16P and RF16N Output Power, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 18. RF16P and RF16N VCO Feedthrough, De-Embedded Board and Cable Measurement, Combined Using Balun*

# Data Sheet **ADF437**1



*Figure 19. RF16P and RF16N VCO × 3 Feedthrough, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 20. RF16P and RF16N Output Harmonics, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 21. RF 32P and RF32N Output Power, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 22. RF32P and RF32N VCO Feedthrough, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 23. RF32P and RF32N VCO × 2 Feedthrough, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 24. RF32P and RF32N VCO × 3 Feedthrough, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 25. RF32P and RF32N VCO × 5 Feedthrough, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 26. RMS Jitter, Integer N, PFD Frequency (f<sub>PFD</sub>) = 245.76 MHz, Loop Filter Bandwidth = 220 kHz, VCC\_VCO = 5 V*



*Figure 27. RMS Jitter, Fractional-N, f<sub>PFD</sub>* = 153.6 MHz, VCC\_VCO = 5 V



*Figure 28. RMS Jitter Integrated from 1 kHz to 100 MHz, Fractional-N, fPFD = 153.6 MHz, VCC\_VCO = 3.3 V*

# Data Sheet **[ADF4371](https://www.analog.com/ADF4371?doc=ADF4371.pdf)**



*Figure 29. RF8P and RF8N Output Power When Disabled, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 30. RF16P and RF16N Output Power When Disabled, De-Embedded Board and Cable Measurement, Combined Using Balun*



*Figure 31. RF 32P and RF32N Output Power When Disabled, De-Embedded Board and Cable Measurement, Combined Using Balun*

# <span id="page-15-1"></span><span id="page-15-0"></span>THEORY OF OPERATION **RF SYNTHESIZER, A WORKED EXAMPLE**

Use the following equations to program the ADF4371 synthesizer:

$$
f_{\text{RFOUT}} = INT + \frac{FRAC1 + \frac{FRAC2}{MOD2}}{MOD1} \times \frac{f_{\text{PFD}}}{RF\ Divider}
$$
 (1)

where:

*fRFOUT* is the RF output frequency. *INT* is the integer division factor. *FRAC1* is the fractionality. *FRAC2* is the auxiliary fractionality. *MOD1* is the fixed 25-bit modulus. *MOD2* is the auxiliary modulus. *RF Divider* is the output divider that divides down the VCO frequency.

 $f_{\text{PFD}} = REF_{\text{IN}} \times ((1 + D)/(R \times (1 + T)))$  (2)

where:

*REFIN* is the reference frequency input. *D* is the REF<sub>IN</sub> doubler bit. *R* is the reference division factor. *T* is the reference divide by 2 bit (0 or 1).

For example, in a universal mobile telecommunication system (UMTS) where a 2112.8 MHz  $f_{\text{RFOUT}}$  is required, a 122.88 MHz  $REF_{IN}$  is available. The ADF4371 VCO operates in the frequency range of 4 GHz to 8 GHz. Therefore, the RF divider of 2 must be used (VCO frequency =  $4225.6$  MHz,  $RF_{OUT}$  = VCO frequency/ $RF$ divider = 4225.6 MHz/2 = 2112.8 MHz).

The feedback path is also important. In this example, the VCO output is fed back before the output divider (see [Figure 32\)](#page-15-3).

In this example, the 122.88 MHz reference signal is divided by 2 to generate a f<sub>PFD</sub> of 61.44 MHz. The desired channel spacing is 200 kHz.



*Figure 32. Loop Closed Before Output Divider*

<span id="page-15-3"></span>The values used in this worked example are as follows:

 $N = f_{VCO\_OUT}/f_{PFD} = 4225.6 \text{ MHz}/61.44 \text{ MHz} =$ 68.7760416666666667 (3)

where:

*N* is the desired value of the feedback counter, N.

*fvco\_out* is the output frequency of the VCO voltage controlled oscillator without using the output divider.

*fPFD* is the frequency of the phase frequency detector.

 $INT = INT(VCO frequency/f_{PFD}) = 68$  (4)

$$
FRAC = 0.77604166666666667
$$
\n<sup>(5)</sup>

#### where:

*FRAC* is the fractional part of the N.



## <span id="page-15-2"></span>**REFERENCE INPUT SENSITIVITY**

*MOD2* = 1536. *FRAC2* = 512.  $RF$ *Divider* = 2.

The slew rate of the input reference signal significantly affects the performance. The device is functional with signals of very low amplitude down to 0.4 V p-p and with a slew rate of 21 V/μs. However, the optimal performance is achieved with slew rates as high as 1000 V/μs. Achieving this slew rate with sinusoidal waves requires high amplitudes and may not be possible at low frequencies. The jitter and phase noise performance of the ADF4371 is shown i[n Figure 33](#page-15-4) an[d Figure 34](#page-16-5) for PFD frequencies of 250 MHz and 100 MHz, respectively. A high performance square wave signal with a high slew rate is recommended as the reference input signal to achieve the best performance.



<span id="page-15-4"></span>

# Data Sheet **[ADF4371](https://www.analog.com/ADF4371?doc=ADF4371.pdf)**



# <span id="page-16-5"></span><span id="page-16-0"></span>**REFERENCE DOUBLER AND REFERENCE DIVIDER**

The on-chip reference doubler allows the input reference signal to be doubled. The doubler is useful for increasing the PFD comparison frequency. To improve the noise performance of the system, increase the PFD frequency. Doubling the PFD frequency typically improves noise performance by 3 dB.

The reference divide by 2 divides the reference signal by 2, resulting in a 50% duty cycle PFD frequency.

# <span id="page-16-1"></span>**SPURIOUS OPTIMIZATION AND FAST LOCK**

Narrow loop bandwidths can filter unwanted spurious signals. However, these bandwidths typically have a long lock time. A wider loop bandwidth achieves faster lock times, but can lead to increased spurious signals inside the loop bandwidth.

# <span id="page-16-2"></span>**OPTIMIZING JITTER**

For lowest jitter applications, use the highest possible PFD frequency to minimize the contribution of inband noise from the PLL. Set the PLL filter bandwidth such that the inband noise of the PLL intersects with the open-loop noise of the VCO, minimizing the contribution of both to the overall noise.

Use th[e ADIsimPLL](https://www.analog.com/ADIsimPLL?doc=ADF4371.pdf) design tool for this task.

### *Additional Optimization on Loop Filter*

The PLL filter is designed to find an optimum bandwidth for the reference, PFD, and VCO noise, depending on the system requirements. In addition to this design, when the Σ- $Δ$ modulator (SDM) is enabled, further optimization may be necessary to filter SDM noise.

### *Reducing Sigma Delta Modulator Noise*

In fractional mode, SDM noise becomes apparent and starts to contribute to overall phase noise. This noise can be reduced to insignificant levels by using a series resistor between the CPOUT pin and the loop filter. Place this resistor close to the CPOUT pin. A reasonable resistor value does not affect the loop bandwidth and phase margin of the designed loop filter. In most cases, 91  $\Omega$  gives the best results. This resistor is not required in integer mode (SDM not enabled) or when a narrowband loop filter is used (SDM noise attenuated).

# <span id="page-16-3"></span>**SPUR MECHANISMS**

This section describes the two different spur mechanisms that arise with a fractional-N synthesizer and how to minimize them in the ADF4371.

## *Integer Boundary Spurs*

One mechanism for fractional spur creation is the interactions between the RF VCO frequency and the reference frequency. When these frequencies are not integer related (which is the purpose of a fractional-N synthesizer), spur sidebands appear on the VCO output spectrum at an offset frequency that corresponds to the beat note or the difference in frequency between an integer multiple of the reference and the VCO frequency. These spurs are attenuated by the loop filter and are more noticeable on channels close to integer multiples of the reference where the difference frequency can be inside the loop bandwidth.

## *Reference Spurs*

Reference spurs are generally not a problem in fractional-N synthesizers because the reference offset is far outside the loop bandwidth. However, any reference feedthrough mechanism that bypasses the loop can cause a problem. Feedthrough of low levels of on-chip reference switching noise through the prescaler back to the VCO can result in reference spur levels as high as −100 dBc.

# <span id="page-16-4"></span>**LOCK TIME**

The PLL lock time divides into a number of settings. The total lock time for changing frequencies is the sum of the four separate times: synthesizer lock, VCO band selection, automatic level calibration (ALC), and PLL settling time.

# *Synthesizer Lock*

The synthesizer lock timeout ensures that the VCO calibration DAC, which forces the VCO tune voltage ( $V_{\text{TUNE}}$ ), has settled to a steady value for the band select circuitry. SYNTH\_LOCK\_ TIMEOUT and TIMEOUT select the length of time the DAC is allowed to settle to the final voltage before the VCO calibration process continues to the next phase (VCO band selection).

The PFD frequency is the clock for this logic, and the duration is set using the following equation:

$$
\frac{SYNTH\_LOCAL\_TIMEEOUT \times 1024 + TIMEOUT}{f_{PFD}} \qquad (13)
$$

where:

*SYNTH\_LOCK\_TIMEOUT* is programmed in REG0033. *TIMEOUT* is programmed in REG0031 and REG0032.

The calculated time must be greater than or equal to  $20 \mu s$ .

For the SYNTH\_LOCK\_TIMEOUT bit, the minimum value is 2 and the maximum value is 31. For Timeout, the minimum value is 2 and the maximum value is 1023.

## *VCO Band Selection*

VCO\_BAND\_DIV (programmed in REG0030) and PFD frequency are used to generate the VCO band selection clock as follows:

$$
f_{BSC} = \frac{f_{PFD}}{VCO\_BAND\_DIV}
$$
\n(14)

The calculated time must be less than 2.4 MHz.

16 clock cycles are required for one VCO core and band calibration step and the total band selection process takes 11 steps, resulting in the following equation:

$$
11 \times \frac{16 \times VCO\_BAND\_DIV}{f_{PFD}} \tag{15}
$$

The minimum value for VCO\_BAND\_DIV is 1 and the maximum value is 255.

# *Automatic Level Calibration (ALC)*

Use the ALC function to choose the correct bias current in the ADF4371 VCO core. The duration required for VCO bias voltage to settle for each step. This duration is set by the following equation:

$$
\frac{VCO\_ALC\_TIMEOUT \times 1024 + TIMEOUT}{f_{PFD}} \tag{16}
$$

where

*VCO\_ALC\_TIMEOUT* and *Timeout* are programmed in REG0034, REG0032, and REG0031.

The calculated time must be greater than or equal to 50  $\mu$ s.

The total ALC takes 63 steps:

$$
63 \times \frac{VCO\_ALC\_TIMEOUT \times 1024 + TIMEOUT}{f_{PFD}} \tag{17}
$$

The minimum value for VCO\_ALC\_TIMEOUT is 2 and the maximum value is 31.

# *PLL Settling Time*

The time taken for the loop to settle is inversely proportional to the low-pass filter bandwidth. The settling time is accurately modeled in th[e ADIsimPLL](https://www.analog.com/ADIsimPLL?doc=ADF4371.pdf) design tool.

# *Lock Time, a Worked Example*

Assume that  $f_{\text{PFD}} = 61.44 \text{ MHz}$ ,

$$
VCO\_BAND\_DIV = Ceiling(f_{\text{PFD}}/2,400,000) = 26 \tag{18}
$$

where Ceiling*()* rounds up to the nearest integer.

*SYNTH\_LOCK\_TIMEOUT* × 1024 + *TIMEOUT* > 1228.8 (19)

*VCO\_ALC\_TIMEOUT* × 1024 + *TIMEOUT* > 3072 (20)

There are several suitable values that meet these criteria. By considering the minimum specifications, the following values are the most suitable:

- SYNTH\_LOCK\_TIMEOUT = 2 (minimum value)
- VCO\_ALC\_TIMEOUT = 3
- $TIMEOUT = 2$

Much faster lock times than those detailed in this data sheet are possible by bypassing the calibration processes. Contact Analog Devices, Inc., for more information.

# <span id="page-18-0"></span>CIRCUIT DESCRIPTION **REFERENCE INPUT**

<span id="page-18-1"></span>[Figure 35 s](#page-18-3)hows the reference input stage. The reference input can accept both single-ended and differential signals. Use the reference mode bit (Bit 6 in REG0022) to select the signal. To use a differential signal on the reference input, program this bit high. In this case, SW1 and SW2 are open, SW3 and SW4 are closed, and the current source that drives the differential pair of transistors switches on. The differential signal is buffered, and it is provided to an emitter coupled logic (ECL) to the CMOS converter.

When a single-ended signal is used as the reference, connect the reference signal to REFP and program Bit 6 in REG0022 to 0. In this case, SW1 and SW2 are closed, SW3 and SW4 are open, and the current source that drives the differential pair of transistors switches off.

For optimum integer boundary spur and phase noise performance, use the single-ended setting for all references up to 500 MHz (even if using a differential signal). Use the differential setting for reference frequencies greater than 500 MHz.



Figure 35. Reference Input Stage, Differential Mode

# <span id="page-18-3"></span><span id="page-18-2"></span>**RF N DIVIDER**

The RF N divider allows a division ratio in the PLL feedback path. Determine the division ratio by the INT, FRAC1, FRAC2, and MOD2 values that this divider comprises.



## **INT, FRAC, MOD, and R Counter Relationship**

The INT, FRAC1, FRAC2, MOD1, and MOD2 values, in conjunction with the R counter, make it possible to generate output frequencies that are spaced by fractions of fPFD. For more information, see th[e RF Synthesizer, a Worked Example](#page-15-1) section.

Calculate  $f_{VCO\_OUT}$  using the following equation:

$$
f_{VCO\_OUT} = f_{PFD} \times N \tag{21}
$$

Calculate  $f_{\text{PFD}}$  using the following equation:

$$
f_{\rm PFD} = REF_{IN} \times \frac{1+D}{R \times (1+T)}
$$
\n(22)

where:

*REFIN* is the reference frequency input.

*D* is the REF<sub>IN</sub> doubler bit.

*R* is the preset divide ratio of the binary 10-bit programmable reference counter (1 to 1023).

*T* is the  $REF_{IN}$  divide by 2 bit (0 or 1)

Calculate the desired value of the feedback counter N using the following equation:

$$
N = INT + \frac{FRAC1 + \frac{FRAC2}{MOD2}}{MOD1}
$$
 (23)

where:

*INT* is the 16-bit integer value. In integer mode, INT = 20 to 32,767 for the 4/5 prescaler, and 64 to 65,535 for the 8/9 prescaler. In fractional mode, INT= = 23 to 32,767 for the 4/5 prescaler, and 75 to 65,535 for the 8/9 prescaler.

*FRAC1* is the numerator of the primary modulus (0 to 33,554,431). *FRAC2* is the numerator of the 14-bit auxiliary modulus (0 to 16,383).

*MOD2* is the programmable, 14-bit auxiliary fractional modulus (2 to 16,383).

*MOD1* is a 25-bit primary modulus with a fixed value of  $2^{25} = 33,554,432.$ 

These calculations result in a very low frequency resolution with no residual frequency error. To apply Equation 23, perform the following steps:

1. Calculate N by dividing  $VCO<sub>OUT</sub>/f<sub>PPD</sub>$ . The integer value of this number forms INT.

- 2. Subtract INT from the full N value.
- 3. Multiply the remainder by  $2^{25}$ . The integer value of this number forms FRAC1.
- 4. Calculate MOD2 based on the channel spacing (fCHSP) using the following equation:

*MOD2 = fPFD/GCD(fPFD, fCHSP)* (24)

where:

*fCHSP* is the desired channel spacing frequency. *GCD(fPFD, fCHSP)* is the greatest common divisor of the PFD frequency and the channel spacing frequency.

5. Calculate FRAC2 using the following equation:

$$
FRAC2 = ((N - INT) \times 2^{25} - FRAC1) \times MOD2 \tag{25}
$$

The FRAC2 and MOD2 fraction result in outputs with zero frequency error for channel spacing when

$$
f_{\rm PFD}/\text{GCD}(f_{\rm PFD}, f_{\rm CHSP}) = MOD2 < 16,383\tag{26}
$$

If zero frequency error is not required, the MOD1 and MOD2 denominators operate together to create a 39-bit resolution modulus.

# *INT N Mode*

When FRAC1 and FRAC2 are equal to 0, the synthesizer operates in integer N mode. It is recommended that the SD\_EN\_FRAC0 bit in REG002B be set to 1 to disable the SDMs, which gives an improvement in the inband phase noise, and reduces any additional ΣΔ noise.

# *R Counter*

The 5-bit R counter allows the input reference frequency (input to REFP and REFN) to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 1023 are allowed.

# <span id="page-19-0"></span>**PFD AND CHARGE PUMP**

The PFD takes inputs from the R counter and N counter and produces an output proportional to the phase and frequency difference between them. [Figure 37](#page-19-4) is a simplified schematic of the phase frequency detector. The PFD includes a fixed delay element that sets the width of the antibacklash pulse. This pulse ensures that there is no dead zone in the PFD transfer function and provides a consistent reference spur level. Set the phase detector polarity to positive on this device because of the positive tuning of the VCO.



*Figure 37. PFD Simplified Schematic*

# <span id="page-19-4"></span><span id="page-19-1"></span>**MUXOUT AND LOCK DETECT**

The output multiplexer on the ADF4371 allows the user to access various internal points on the chip. [Figure 38](#page-19-5) shows the MUXOUT section in block diagram form.





# <span id="page-19-5"></span><span id="page-19-2"></span>**DOUBLE BUFFERS**

The main fractional value (FRAC1), auxiliary modulus value (MOD2), auxiliary fractional value (FRAC2), reference doubler, reference divide by 2 (RDIV2), R counter value, and charge pump current setting are double buffered in the ADF4371. Two events must occur before the ADF4371 uses a new value for any of the double buffered settings. First, the new value must latch into the device by writing to the appropriate register, and second, a new write to REG0010 must be performed.

For example, to ensure that the modulus value loads correctly, every time that the modulus value updates, REG0010 must be written to.

# <span id="page-19-3"></span>**VCO**

The VCO core in the ADF4371 consists of four separate VCO cores, Core A, Core B, Core C, and Core D, each of which uses 256 overlapping bands, which allows the device to cover a wide frequency range without large VCO sensitivity  $(K_V)$  and without resultant poor phase noise and spurious performance.

# Data Sheet **[ADF4371](https://www.analog.com/ADF4371?doc=ADF4371.pdf)**

The correct VCO and band are chosen automatically by the VCO and band select logic whenever REG0010 is updated and automatic calibration is enabled. The VTUNE is disconnected from the output of the loop filter and is connected to an internal reference voltage.

The R counter output is used as the clock for the band select logic. After band selection, normal PLL action resumes. The nominal value of  $K_V$  is 50 MHz/V when the N divider is driven from the VCO output, or the  $K_V$  value is divided by D. D is the output divider value if the N divider is driven from the RF output divider.

The VCO shows variation of  $K_V$  as the tuning voltage, VTUNE, varies within the band and from band to band. For wideband applications covering a wide frequency range (and changing output dividers), a value of 50 MHz/V provides the most accurate KV, because this value is closest to the average value. [Figure 39](#page-20-2) an[d Figure 40](#page-20-3) shows how  $K_V$  varies with fundamental VCO frequency along with an average value for the frequency band. Users may prefer [Figure 39](#page-20-2) an[d Figure 40](#page-20-3) when using narrowband designs.



<span id="page-20-2"></span>*Figure 39. VCO Sensitivity, K<sub>V</sub> vs. Frequency VCC\_VCO = 5 V* 



<span id="page-20-3"></span>*Figure 40. VCO Sensitivity, K<sub>V</sub> vs. Frequency VCC\_VCO = 3.3 V* 

## <span id="page-20-0"></span>**OUTPUT STAGE**

The RF8P and RF8N pins of the ADF4371 connect to the collectors of a bipolar negative positive negative (NPN) differential pair driven by buffered outputs of the VCO, as shown in [Figure 13.](#page-11-0) The ADF4371 contains internal 50  $\Omega$ resistors connected to the VCC\_X1 pin. To optimize the power dissipation vs. the output power requirements, the tail current of the differential pair is programmable using Bits[1:0] in REG0025. Four current levels can be set. These levels give approximate output power levels of −4 dBm, −1 dBm, 2 dBm, and 5 dBm. Levels of −4 dBm, −1 dBm, and 2 dBm can be achieved by ac coupling into a 50  $\Omega$  load. A 5 dBm level requires an external shunt inductor to VCC\_X1. An inductor has a narrower operating frequency than a 50  $\Omega$  resistor. For accurate power levels, refer to th[e Typical Performance](#page-10-0)  [Characteristics](#page-10-0) section. Add an external shunt inductor to provide higher power levels, which is less wideband than the internal bias only. Terminate the unused complementary output with a circuit similar to the used output.



*Figure 41. Output Stage*

The doubled VCO output (8 GHz to 16 GHz) is available on the RF16 pin, which can be directly connected to the next circuit. The quadrupled output is available on the RF32P and RF32N pins, which can also be directly connected to the next circuit. RFAUX8P and RFAUX8N provides the same functionality as the RF8P and RF8N output, but can also output the divided RF8x frequency or the VCO frequency if desired.

### <span id="page-20-1"></span>**DOUBLER**

The VCO frequency multiplied by 2 is available at the RF16P and RF16N pins. This output can be powered down when not in use, and the pins RF16P and RF16N can be left open if unused.



*Figure 42. Doubler Output Stage* 

An automatic tracking filter on the ADF4371 that suppresses the VCO and other unwanted frequency products ensures the doubled output is maximized and that the VCO and  $3 \times$  VCO frequencies are suppressed regardless of the output frequency. Suppression of <50 dB is typical. The optimum values are set automatically by the automatic tracking when it is enabled using Bit 1 in REG0023.

It is possible to set coefficients manually (in REG0070), such as when both the quadrupler and doubler are enabled together. The settings for optimum output power, phase noise, and harmonic rejection are given in [Table 6.](#page-21-3)

<span id="page-21-3"></span>



## <span id="page-21-0"></span>**QUADRUPLER**



*Figure 43. Quadrupler Output Stage* 

The VCO frequency multiplied by 4 is available at the RF32P and RF32N pins. This output can be powered down when not in use, and the RF32P and RF32N pins can be left open if unused.

The ADF4371 has an automatic tracking filter that suppresses VCO,  $2 \times$  VCO,  $3 \times$  VCO,  $5 \times$  VCO, and other unwanted frequency products, regardless of the output frequency. Suppression of <30 dB is typical. The automatic tracking does not set the optimum coefficients for quadrupled output. For optimum output power, phase noise, and harmonic rejection, disable automatic selection mode (Bit 1 in REG0023) and manually load the settings in [Table 7](#page-21-4) to REG0071.

<span id="page-21-4"></span>



Automatic tracking mode (Bit 1 in REG0023) is common for doubler and quadrupler outputs. When they are enabled together, load the filter and bias coefficients for both outputs manually for optimum performance.

# <span id="page-21-1"></span>**OUTPUT STAGE MUTE**

Another feature of the ADF4371 is that the supply current to the RF8P and RF8N output stage can shut down until the

ADF4371 achieves lock as measured by the digital lock detect circuitry. The mute to lock detect bit (MUTE\_LD) in REG0025 enables this function.

## <span id="page-21-2"></span>**SPI**

The SPI of the ADF4371 allows the user to configure the device as required via a 3-wire or 4-wire SPI port. This interface provides users with added flexibility and customization. The serial port interface consists of four control lines: SCLK, SDIO,  $\overline{CS}$ , and MUXOUT (not used in 3-wire SPI). The timing requirements for the SPI port are detailed in [Table 2.](#page-6-5)

The SPI protocol consists of a read and write bit and 15 register address bits, followed by eight data bits. Both the address and data fields are organized with the MSB first and end with the LSB by default. The timing diagrams for write and read are shown in [Figure 3](#page-6-3) an[d Figure 4,](#page-6-4) respectively. The significant bit order can be changed via the REG0000 register, Bit 1 (LSB\_FIRST) setting, and the related timing diagram is shown in [Figure 2.](#page-6-2)

The ADF4371 input logic level for the write cycle is compatible with 1.8 V logic level (see the logic parameters i[n Table 1\)](#page-2-1). On a read cycle, both the SDIO and MUXOUT pins are configurable for 1.8 V (default) or 3.3 V output levels by the LEV\_SEL bit setting.

## *SPI Stream Mode*

The ADF4371 supports stream mode, where data bits are loaded to or read from registers serially without writing the register address (instruction word). This mode is useful in time critical applications, when a large amount of data must be transferred or when some registers must be updated repeatedly.

The slave device starts reading or writing data to this address and continues as long as  $\overline{CS}$  is asserted and single-byte writes are not enabled (Bit 7 in REG0001). The slave device automatically increments or decrements the address depending on the setting of the address ascension bit (Bit 2 in REG0000).

The diagram of 3-byte streaming is shown in [Figure 5.](#page-6-6) The instruction header starts with a Logic 0 to indicate a write sequence and addresses the register. Then, the data for registers  $(N, N - 1, and N - 2)$  are loaded consecutively without any assertion in  $\overline{CS}$ .

The registers are organized into eight bits, and if a register requires more than eight bits, sequential register addresses are used. This organization enables using stream mode and simplifies loading. For example, FRAC1WORD is stored in REG0016, REG0015, and REG0014 (MSB to LSB). These registers can be loaded by using REG0016 and sending the whole 24-bit data afterward, as shown i[n Figure 5.](#page-6-6) 

# <span id="page-22-0"></span>DEVICE SETUP

The recommended sequence of steps to set up the ADF4371 are as follows:

- 1. Set up the SPI interface.
- 2. Perform the initialization sequence.
- 3. Perform the frequency update sequence.

# <span id="page-22-1"></span>**STEP 1: SET UP THE SPI INTERFACE**

First, initialize the SPI. Write the values i[n Table 8](#page-22-4) to REG0000 and REG0001.

### <span id="page-22-4"></span>**Table 8. SPI Interface Setup**



# <span id="page-22-2"></span>**STEP 2: INITIALIZATION SEQUENCE**

Write to each register in reverse order from Address 0x7C to Address 0x10. Choosing appropriate values to generate the desired frequency. The frequency update sequence follows to generate the desired output frequency.

# <span id="page-22-3"></span>**STEP 3: FREQUENCY UPDATE SEQUENCE**

Frequency updates require updating MOD2, FRAC1, FRAC2, and INT. Therefore, the update sequence must be as follows:

- 1. REG001A (new MOD2WORD[13:8])
- 2. REG0019 (new MOD2WORD[7:0])
- 3. REG0018 (new FRAC2WORD[13:7])
- 4. REG0017 (new FRAC2WORD[6:0])
- 5. REG0016 (new FRAC1WORD[23:16])
- 6. REG0015 (new FRAC1WORD[15:8])
- 7. REG0014 (new FRAC1WORD[7:0])
- 8. REG0011 (new BIT\_INTEGER\_WORD[15:8])
- 9. REG0010 (new BIT\_INTEGER\_WORD[7:0])

The frequency change occurs on the write to REG0010.

The unchanged registers do not need to be updated. For example, for an Integer N PLL configuration (fractional parts are not used), skip Step 1 to Step 7. In this case, the only required updates are REG0011 and REG0010.

# <span id="page-23-0"></span>APPLICATIONS INFORMATION **POWER SUPPLIES**

<span id="page-23-1"></span>The ADF4371 contains four multiband VCOs that together cover an octave range of frequencies. To achieve optimal VCO phase noise performance, it is recommended to connect a low noise regulator, such as the [ADM7150](https://www.analog.com/ADM7150?doc=ADF4371.pdf) o[r LT3045](https://www.analog.com/LT3045?doc=ADF4371.pdf) to the VCC\_VCO pin. Connect the same regulator to the VCC\_VCO and VCC\_LDO pins. 1 μF decoupling capacitors connected to the 5 V VCO supply are recommended.

For all other the 3.3 V supply pins, use on[e ADM7150](https://www.analog.com/ADM7150?doc=ADF4371.pdf) or one [LT3045](https://www.analog.com/LT3045?doc=ADF4371.pdf) regulator. 1 μF is also recommended for the VDD\_VP pin. Additional decoupling to other supply pins is not required.

# <span id="page-23-2"></span>**PCB DESIGN GUIDELINES FOR AN LGA PACKAGE**

The bottom of the chip scale package has a central exposed thermal pad. The thermal pad on the PCB must be at least as large as the exposed pad. On the PCB, there must be a minimum clearance of 0.25 mm between the thermal pad and the inner edges of the pad pattern. This clearance ensures the avoidance of shorting.

To improve the thermal performance of the package, use thermal vias on the PCB thermal pad. If vias are used, incorporate them into the thermal pad at the 1.2 mm pitch grid. The via diameter must be between 0.3 mm and 0.33 mm, and the via barrel must be plated with 1 oz. of copper to plug the via.

For a microwave PLL and VCO synthesizer, such as the ADF4371, take care with the board stackup and layout. Do not consider using FR4 material because it causes an amplitude decrease in signals greater than 3 GHz. Instead, Rogers 4350, Rogers 4003, or Rogers 3003 dielectric material is suitable.

Take care with the RF output traces to minimize discontinuities and ensure the best signal integrity. Via placement and grounding are critical.

# <span id="page-23-3"></span>**OUTPUT MATCHING**

The low frequency output can be ac-coupled to the next circuit, if desired. However, if higher output power is required, use a pull-up inductor to increase the output power level.



*Figure 44. Optimum Output Stage*

When differential outputs are not needed, terminate the unused output or combine it with both outputs using a balun.

For lower frequencies less than 1 GHz, it is recommended to use a 100 nH inductor on the RF8P and RF8N pins.

The RF8P and RF8N pins form a differential circuit. Provide each output with the same (or similar) components where possible, including the same shunt inductor value, bypass capacitor, and termination.

The RFAUX8P and RFAUX8N pins are effectively the same as RF8P and RF8N and must be treated in the manner as outlined for RF8P and RF8N.

The RF16P and RF16N pins and the RF32P and RF32N pins can be directly connected to the next circuit stage. These pins are internally matched to 50  $\Omega$  and do not require additional decoupling.

# <span id="page-24-0"></span>REGISTER SUMMARY

### **Table 9. ADF4371 Register Summary**



# [ADF4371](https://www.analog.com/ADF4371?doc=ADF4371.pdf) Data Sheet



# <span id="page-26-0"></span>REGISTER DETAILS

**Address: 0x00, Default: 0x18, Name: REG0000**



### **Table 10. Bit Descriptions for REG0000**



#### **Address: 0x01, Default: 0x00, Name: REG0001**



### **Table 11. Bit Descriptions for REG0001**



 $\overline{a}$ 

**Address: 0x03, Default: 0x0X, Name: REG0003**



**Table 12. Bit Descriptions for REG0003**



**Address: 0x04, Default: 0xXX, Name: REG0004**



Product ID. **[7:0] PRODUCT\_ID[7:0] (R/WP)**

#### **Table 13. Bit Descriptions for REG0004**



**Address: 0x05, Default: 0xXX, Name: REG0005**



Product ID. [7:0] PRO

#### **Table 14. Bit Descriptions for REG0005**



#### **Address: 0x06, Default: 0xXX, Name: REG0006**



**Table 15. Bit Descriptions for REG0006**



**Address: 0x10, Default: 0x32, Name: REG0010**



16-Bit Integer Word. **[7:0] BIT\_INTEGER\_WORD[7:0] (R/W)**

#### **Table 16. Bit Descriptions for REG0010**



#### **Address: 0x11, Default: 0x00, Name: REG0011**



16-Bit Integer Word. **[7:0] BIT\_INTEGER\_WORD[15:8] (R/W)**

#### **Table 17. Bit Descriptions for REG0011**



#### **Address: 0x12, Default: 0x40, Name: REG0012**



### **Table 18. Bit Descriptions for REG0012**



#### **Address: 0x14, Default: 0x00, Name: REG0014**



**[7:0] FRAC1WORD[7:0] (R/W)**<br>25-Bit FRAC1 Value.

#### **Table 19. Bit Descriptions for REG0014**



**Address: 0x15, Default: 0x00, Name: REG0015**

 

**[7:0] FRAC1WORD[15:8] (R/W)**<br>25-Bit FRAC1 Value.

**Table 20. Bit Descriptions for REG0015**



#### **Address: 0x16, Default: 0x00, Name: REG0016**



25-Bit FRAC1 Value. **[7:0] FRAC1WORD[23:16] (R/W)**

#### **Table 21. Bit Descriptions for REG0016**



#### **Address: 0x17, Default: 0x00, Name: REG0017**



#### **Table 22. Bit Descriptions for REG0017**



#### **Address: 0x18, Default: 0x00, Name: REG0018**



#### **Table 23. Bit Descriptions for REG0018**



#### **Address: 0x19, Default: 0xE8, Name: REG0019**



14-Bit MOD2 Value. **[7:0] MOD2WORD[7:0] (R/W)**

#### **Table 24. Bit Descriptions for REG0019**



#### **Address: 0x1A, Default: 0x03, Name: REG001A**



#### **Table 25. Bit Descriptions for REG001A**



#### **Address: 0x1B, Default: 0x00, Name: REG001B**

0  $\boxed{0}$ 1 0 0 0 0 0 0 0  $\overline{2}$  $\overline{3}$  $\overline{A}$ 5 6 7

24-Bit Phase Value. **[7:0] PHASE\_WORD[7:0] (R/W)**

### **Table 26. Bit Descriptions for REG001B**



#### **Address: 0x1C, Default: 0x00, Name: REG001C**

0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7

24-Bit Phase Value. **[7:0] PHASE\_WORD[15:8] (R/W)**

#### **Table 27. Bit Descriptions for REG001C**



### **Address: 0x1D, Default: 0x00, Name: REG001D**

 $\overline{0}$ 0 0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7

24-Bit Phase Value. **[7:0] PHASE\_WORD[23:16] (R/W)**

#### **Table 28. Bit Descriptions for REG001D**



### **Address: 0x1E, Default: 0x48, Name: REG001E**



### **Table 29. Bit Descriptions for REG001E**



### **Address: 0x1F, Default: 0x01, Name: REG001F**



**Table 30. Bit Descriptions for REG001F**



### **Address: 0x20, Default: 0x14, Name: REG0020**



#### **Table 31. Bit Descriptions for REG0020**



#### **Address: 0x22, Default: 0x00, Name: REG0022**



### **Table 32. Bit Descriptions for REG0022**



#### **Address: 0x23, Default: 0x00, Name: REG0023**



### **Table 33. Bit Descriptions for REG0023**



#### **Address: 0x24, Default: 0x80, Name: REG0024**



### **Table 34. Bit Descriptions for REG0024**



#### **Address: 0x25, Default: 0x07, Name: REG0025**



### **Table 35. Bit Descriptions for REG0025**



÷,

[ADF4371](https://www.analog.com/ADF4371?doc=ADF4371.pdf) Data Sheet



**Address: 0x26, Default: 0x32, Name: REG0026**



**[7:0] BLEED\_ICP (R/W)**<br>Bleed Current.

#### **Table 36. Bit Descriptions for REG0026**



### **Address: 0x27, Default: 0xC5, Name: REG0027**



## **Table 37. Bit Descriptions for REG0027**



#### **Address: 0x28, Default: 0x03, Name: REG0028**



### **Table 38. Bit Descriptions for REG0028**



#### **Address: 0x2A, Default: 0x00, Name: REG002A**



### **Table 39. Bit Descriptions for REG002A**



### **Address: 0x2B, Default: 0x01, Name: REG002B**



### **Table 40. Bit Descriptions for REG002B**



#### **Address: 0x2C, Default: 0x44, Name: REG002C**



#### **Table 41. Bit Descriptions for REG002C**



#### **Address: 0x2D, Default: 0x11, Name: REG002D**



### **Table 42. Bit Descriptions for REG002D**



#### **Address: 0x2E, Default: 0x12, Name: REG002E**



#### **Table 43. Bit Descriptions for REG002E**



#### **Address: 0x2F, Default: 0x94, Name: REG002F**



#### **Table 44. Bit Descriptions for REG002F**



#### **Address: 0x30, Default: 0x3F, Name: REG0030**

#### 0 1 1  $\overline{1}$ 2 0 | 0 | 1 | 1 | 1 | 1 3 4 5 6 7

Sets the Autocalibration Time per Stage. **[7:0] VCO\_BAND\_DIV (R/W)**

#### **Table 45. Bit Descriptions for REG0030**



#### **Address: 0x31, Default: 0xA7, Name: REG0031**



Used as Part of the ALC Wait Time **[7:0] TIMEOUT[7:0] (R/W)** and Synthetic Lock Time.

#### **Table 46. Bit Descriptions for REG0031**



### **Address: 0x32, Default: 0x04, Name: REG0032**



## **Table 47. Bit Descriptions for REG0032**



#### **Address: 0x33, Default: 0x0C, Name: REG0033**



#### **Table 48. Bit Descriptions for REG0033**



#### **Address: 0x34, Default: 0x9E, Name: REG0034**



#### **Table 49. Bit Descriptions for REG0034**



#### **Address: 0x35, Default: 0x4C, Name: REG0035**



**[7:0] ADC\_CLK\_DIVIDER (R/W)**<br>ADC Clock Divider.



**Address: 0x36, Default: 0x30, Name: REG0036**



Reserved. **[7:0] ICP\_ADJUST\_OFFSET (R/W)**

**Table 51. Bit Descriptions for REG0036**



**Address: 0x37, Default: 0x00, Name: REG0037**



Selects Band in Core when Test Mode is Enabled. **[7:0] SI\_BAND\_SEL (R/W)**

#### **Table 52. Bit Descriptions for REG0037**



**Address: 0x38, Default: 0x00, Name: REG0038**



Selects Core when Test Mode is Enabled.

Sets VCO Bias when Test Mode is Enabled. **[7:4] SI\_VCO\_SEL (R/W) [3:0] SI\_VCO\_BIAS\_CODE (R/W)**

#### **Table 53. Bit Descriptions for REG0038**



**Address: 0x39, Default: 0x07, Name: REG0039**



#### **Table 54. Bit Descriptions for REG0039**



**Address: 0x3A, Default: 0x55, Name: REG003A**

1 1 0 1 1 0 1 1 0 1 1 0 2 3 4 5 6 7

**[7:0] ADC\_OFFSET (R/W) ————————**<br>VCO Calibration ADC Offset Correction.

#### **Table 55. Bit Descriptions for REG003A**



#### **Address: 0x3D, Default: 0x00, Name: REG003D**



#### **Table 56. Bit Descriptions for REG003D**



#### **Address: 0x3E, Default: 0x0C, Name: REG003E**



#### **Table 57. Bit Descriptions for REG003E**



#### **Address: 0x3F, Default: 0x80, Name: REG003F**



Reserved. **[7:0] CLK1\_DIV[7:0] (R/W)**

#### **Table 58. Bit Descriptions for REG003F**



#### **Address: 0x40, Default: 0x50, Name: REG0040**



### **Table 59. Bit Descriptions for REG0040**



**Address: 0x41, Default: 0x28, Name: REG0041**



Reserved. **[7:0] CLK2\_DIVIDER\_1[7:0] (R/W)**

### **Table 60. Bit Descriptions for REG0041**



**Address: 0x42, Default: 0x00, Name: REG0042**



**Table 61. Bit Descriptions for REG0042**



**Address: 0x47, Default: 0xC0, Name: REG0047**



**Table 62. Bit Descriptions for REG0047**



**Address: 0x52, Default: 0xF4, Name: REG0052**



#### **Table 63. Bit Descriptions for REG0052**



**Address: 0x6E, Default: 0x00, Name: REG006E**

  $\boxed{0}$   $\Omega$  0 0 0 0 0 

**[7:0] VCO\_DATA\_READBACK[7:0] (R)**<br>Open-Loop VCO Counter Readback.

**Table 64. Bit Descriptions for REG006E**



#### **Address: 0x6F, Default: 0x00, Name: REG006F**



**[7:0] VCO\_DATA\_READBACK[15:8] (R)**<br>Open-Loop VCO Counter Readback.

#### **Table 65. Bit Descriptions for REG006F**



#### **Address: 0x70, Default: 0x03, Name: REG0070**



#### **Table 66. Bit Descriptions for REG0070**



#### **Address: 0x71, Default: 0x60, Name: REG0071**



#### **Table 67. Bit Descriptions for REG0071**



### **Address: 0x72, Default: 0x32, Name: REG0072**



### **Table 68. Bit Descriptions for REG0072**



### **Address: 0x73, Default: 0x00, Name: REG0073**



### **Table 69. Bit Descriptions for REG0073**



**Address: 0x7C, Default: 0x00, Name: REG007C**

[7:1] RESERVED\n

$\begin{array}{r} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline\n0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline\n0 & 0 & 0 & 0 & 0 & 0 \\ \hline\n\end{array}$ \n\n <td>1</td> \n	1
$\begin{array}{r} [7:1] \text{ RESERVED} \\ \hline\n\end{array}$ \n\n <td>1</td> \n	1
$\begin{array}{r} [7:1] \text{RESERVED} \\ \hline\n\end{array}$ \n\n <td>1</td> \n	1

#### **Table 70. Bit Descriptions for REG007C**



# <span id="page-47-0"></span>OUTLINE DIMENSIONS



*Figure 45. 48-Terminal Land Grid Array Package (LGA) (CC-48-4) Dimensions shown in millimeters*

#### <span id="page-47-1"></span>**ORDERING GUIDE**



<sup>1</sup> Z = RoHS Compliant Part.

**©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D16982-0-1/19(0)**



www.analog.com

**10-29-2018-A**

 $0 - 29$ 



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

### **Наши контакты:**

**Телефон:** +7 812 627 14 35

**Электронная почта:** [sales@st-electron.ru](mailto:sales@st-electron.ru)

**Адрес:** 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331