

W65C816S 8/16-bit Microprocessor

WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are available upon request.

Copyright (C) 1981-2009 by The Western Design Center, Inc. All rights reserved, including the right of reproduction in whole or in part in any form.

## TABLE OF CONTENTS

1 INTRODUCTION ..... 7
1.1 Features of the W65C816S ..... 7
2 W65C816S FUNCTIONAL DESCRIPTION ..... 8
2.1 Instruction Register (IR) ..... 8
2.2 Timing Control Unit (TCU) ..... 8
2.3 Arithmetic and Logic Unit (ALU) ..... 8
2.4 Accumulator (A) ..... 8
2.5 Data Bank Register (DBR) ..... 8
2.6 Direct (D) ..... 9
2.7 Index ( X and Y ) ..... 9
2.8 Processor Status Register (P) ..... 9
2.9 Program Bank Register (PBR) ..... 9
2.10 Program Counter (PC) ..... 9
2.11 Stack Pointer (S) ..... 9
2.12 Pin Function Description ..... 12
2.13 Abort (ABORTB) ..... 14
2.14 Address Bus (A0-A15) ..... 14
2.15 Bus Enable (BE) ..... 14
2.16 Data/Bank Address Bus (D0-D7) ..... 15
2.17 Emulation Status (E) ..... 15
2.18 Interrupt Request (IRQB) ..... 15
2.19 Memory Lock (MLB) ..... 15
2.20 Memory/Index Select Status (MX) ..... 15
2.21 Non-Maskable Interrupt (NMIB) ..... 16
2.22 Phase 2 In (PHI2) ..... 16
2.23 Read/Write (RWB) ..... 16
2.24 Ready (RDY) ..... 16
2.25 Reset (RESB) ..... 17
2.26 Valid Data Address (VDA) and Valid Program Address (VPA) ..... 17
2.27 VDD and VSS ..... 17
2.28 Vector Pull (VPB) ..... 17
3 ADDRESSING MODES ..... 18
3.1 Reset and Interrupt Vectors ..... 18
3.2 Stack ..... 18
3.3 Direct ..... 18
3.4 Program Address Space ..... 18
3.5 Data Address Space ..... 18
3.5.1 Absolute-a ..... 19
3.5.2 Absolute Indexed Indirect-(a,x) ..... 19
3.5.3 Absolute Indexed with $\mathrm{X}-\mathrm{a}, \mathrm{x}$ ..... 19
3.5.4 Absolute Indexed with $\mathrm{Y}-\mathrm{a}, \mathrm{y}$ ..... 19
3.5.5 Absolute Indirect-(a) ..... 20
3.5.6 Absolute Long Indexed With X-al, x ..... 20
3.5.7 Absolute Long-al ..... 20
3.5.8 Accumulator-A ..... 20
3.5.9 Block Move-xyc ..... 21
3.5.10 Direct Indexed Indirect-(d,x) ..... 21
3.5.11 Direct Indexed with X-d,x ..... 22
3.5.12 Direct Indexed with Y-d,y ..... 22
3.5.13 Direct Indirect Indexed-(d),y ..... 22
3.5.14 Direct Indirect Long Indexed-[d],y ..... 23
3.5.15 Direct Indirect Long-[d] ..... 23
3.5.16 Direct Indirect-(d) ..... 23
3.5.17 Direct-d ..... 24
3.5.18 Immediate-\# ..... 24
3.5.19 Implied-i ..... 24
3.5.20 Program Counter Relative Long-rl ..... 24
3.5.21 Program Counter Relative-r ..... 24
3.5.22 Stack-s ..... 24
3.5.23 Stack Relative-d,s ..... 25
3.5.24 Stack Relative Indirect Indexed-(d,s),y ..... 25
4 TIMING, AC AND DC CHARACTERISTICS ..... 27
4.1 Absolute Maximum Ratings ..... 27
4.2 DC Characteristics TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ..... 27
5 OPERATION TABLES ..... 31
6 RECOMMENDED W65C816S ASSEMBLER SYNTAX STANDARDS ..... 47
6.1 Directives ..... 47
6.2 Comments ..... 47
6.3 The Source Line ..... 47
6.3.1 The Label Field ..... 47
6.3.2 The Operation Code Field ..... 47
6.3.3 The Operand Field ..... 48
6.3.4 Comment Field ..... 50
7 Caveats ..... 51
7.1 Stack Addressing ..... 52
7.2 Direct Addressing ..... 52
7.3 Absolute Indexed Addressing ..... 52
7.4 ABORTB Input ..... 52
7.5 VDA and VPA Valid Memory Address Output Signals ..... 52
7.6 DB/BA operation when RDY is Pulled Low ..... 53
7.7 MX Output ..... 53
7.8 All Opcodes Function in All Modes of Operation ..... 53
7.9 Indirect Jumps ..... 53
7.10 Switching Modes ..... 53
7.11 How Interrupts Affect the Program Bank and the Data Bank Registers ..... 53
7.12 Binary Mode ..... 54
7.13 Wait for Interrupt (WAI) Instruction ..... 54
7.14 Stop-the-Clock (STP) Instruction ..... 54
7.15 Co-Processor (COP) Signatures ..... 54
7.16 WDM Opcode Use ..... 54
7.17 RDY Pulled During Write ..... 54
7.18 MVN and MVP Affects on the Data Bank Register ..... 54
7.19 Interrupt Priorities ..... 55
7.20 Transfers from 8-Bit to 16-Bit, or 16-Bit to 8-Bit Registers ..... 55
7.21 Stack Transfers ..... 55
7.22 BRK Instruction ..... 55
7.23 Accumulator switching from 8-bit to 16-bit ..... 55
8 HARD CORE MODEL ..... 56
8.1 W65C816 Core Information ..... 56
9 SOFT CORE RTL MODEL ..... 56
9.1 W65C816 Synthesizable RTL-Code in Verilog HDL ..... 56
10 ORDERING INFORMATION ..... 57

## Table of Tables

Table 2-1 W65C816S Microprocessor Programming Model ..... 11
Table 2-2 Pin Function Table ..... 14
Table 3-1 Addressing Mode Summary ..... 26
Table 4-1 Absolute Maximum Ratings ..... 27
Table 4-2 W65C816S AC Characteristics ..... 29
Table 5-1 W65C816S Instruction Set-Alphabetical Sequence ..... 31
Table 5-2 Emulation Mode Vector Locations (8-bit Mode) ..... 32
Table 5-3 Native Mode Vector Locations (16-bit Mode) ..... 32
Table 5-4 Opcode Matrix ..... 33
Table 5-5 Operation, Operation Codes, and Status Register ..... 34
Table 5-7 Instruction Operation ..... 38
Table 6-1 Alternate Mnemonics ..... 48
Table 6-2 Address Mode Formats ..... 49
Table 6-3 Byte Selection Operator ..... 50
Table 7-1 Caveats ..... 51
Table of Figures
Figure 2-1 W65C816S Internal Architecture Simplified Block Diagram ..... 10
Figure 2-2 W65C816S 40 Pin DIP Pinout ..... 12
Figure 2-3 W65C816S 44 Pin PLCC Pinout ..... 12
Figure 2-4 W65C816S 44 PIN QFP Pinout. ..... 13
Figure 4-1 General Timing Diagram ..... 30
Figure 5-1 Bank Address Latching Circuit ..... 46

## 1 INTRODUCTION

The W65C816S is a low power cost sensitive 8/16-bit microprocessor. The variable length instruction set and manually optimized core size makes the W65C816S an excellent choice for low power System-on-Chip (SoC) designs. The Verilog RTL model is available for ASIC design flows. WDC, a Fabless Semiconductor Company, provides packaged chips for evaluation or volume production. To aid in system development, WDC provides a Professional Software Development Kit (ProSDK) that is available for free download on a trial basis, see www.westerndesigncenter.com for more information.

The WDC W65C816S is a fully static CMOS 16-bit microprocessor featuring software compatibility* with the 8 -bit NMOS and CMOS 6500-series predecessors. The W65C816S extends addressing to a full 16 megabytes. These devices offer the many advantages of CMOS technology, including increased noise immunity, higher reliability, and greatly reduced power requirements. A software switch determines whether the processor is in the 8 -bit "emulation" mode, or in the native mode, thus allowing existing systems to use the expanded features.

As shown in the W65C816S Processor Programming Model, Table 2-1, the Accumulator, ALU, X and Y Index registers, and Stack Pointer register have all been extended to 16 bits. A new 16-bit Direct Page register augments the Direct Page addressing mode (formerly Zero Page addressing). Separate Program Bank and Data Bank registers provide 24-bit memory addressing with segmented or linear addressing.

Four new signals provide the system designer with many options. The ABORTB input can interrupt the currently executing instruction without modifying internal register, thus allowing virtual memory system design. Valid Data Address (VDA) and Valid Program Address (VPA) outputs facilitate dual cache memory by indicating whether a data segment or program segment is accessed. Modifying a vector is made easy by monitoring the Vector Pull (VPB) output.

### 1.1 Features of the W65C816S

- Advanced fully static CMOS design for low power consumption and increased noise immunity
- Wide operating voltage range, $1.8+/-5 \%, 2.5+/-$ $5 \%, 3.0+/-5 \%, 3.3+/-10 \%, 5.0+/-5 \%$ specified for use with advanced low voltage peripherals
- Emulation mode allows complete hardware and software compatibility with $65 x x$ designs
- 24 -bit address bus provides access to 16 MBytes of memory space
- Full 16-bit ALU, Accumulator, Stack Pointer and Index Registers
- Valid Data Address (VDA) and Valid Program Address (VPA) output for dual cache and cycle steal DMA implementation
- Vector Pull (VPB) output indicates when interrupt vectors are being addressed
- Abort (ABORTB) input and associated vector supports processor repairs of bus error conditions
*Except for the BBRx, BBSx, RMBx, and SMBx bit manipulation instructions which do not exist for the W65C816S
- Low power consumption (300uA@1MHz)
- Separate program and data bank registers allow program segmentation or full 16 MByte linear addressing
- New Direct Register and stack relative addressing provides capability for re-entrant, re-cursive and relocatable programming
- 24 addressing modes - 13 original W65C02S modes with 92 instructions using 256 opcodes
- Wait for Interrupt (WAI) and Stop-the-Clock (STP) instructions further reduce power consumption, decrease interrupt latency and allows synchronization with external events
- Co-Processor (COP) instruction with associated vector supports co-processor configurations, i.e., floating point processors
- Block move ability


## 2 W65C816S FUNCTIONAL DESCRIPTION

The W65C816S provides the design engineer with upward software compatibility from 8-bit W65C02S in applications to 16 -bit system application. In Emulation mode, the W65C816S offers many advantages, including full software compatibility with W65C02S coding.

Internal organization of the W65C816S can be divided into two parts: 1) The Register Section and 2) The Control Section. Instructions obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers to be executed are generated within the Control Section. The W65C816S has a 16 -bit internal bus architecture with an 8 -bit external data bus and 24-bit external address bus.

### 2.1 Instruction Register (IR)

An Operation Code enters the processor on the Data Bus, and is latched into the IR during the opcode fetch cycle. This opcode is then decoded, along with timing and interrupt signals, to generate various IR control signals for use during instruction operations.

### 2.2 Timing Control Unit (TCU)

The Timing Control Unit keeps track of each instruction cycle as it is executed. The TCU is set to zero each time an instruction fetch is executed, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Each data transfer between registers depends upon decoding the contents of both the Instruction Register and the Timing Control Unit.

### 2.3 Arithmetic and Logic Unit (ALU)

All Arithmetic and Logic Unit operations take place within the 16-bit ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register. Carry, Negative, Overflow and Zero flags may be updated following the ALU data operation.

### 2.4 Accumulator (A)

The Accumulator is a general purpose register which contains one of the operands and the result of most arithmetic and logical operations. In the Native mode ( $\mathrm{E}=0$ ), when the Accumulator Select Bit (M) equals zero, the Accumulator is established as 16 bits wide ( $A, B=C$ ). When the Accumulator Select Bit (M) equals one, the Accumulator is 8 bits wide (A). In this case, the upper 8 bits (B) may be used for temporary storage in conjunction with the Exchange Accumulator (XBA) instruction.

### 2.5 Data Bank Register (DBR)

During modes of operation, the 8-bit Data Bank Register holds the bank address for memory transfers. The 24 -bit address is composed of the 16 -bit instruction effective address and the 8 -bit Data Bank address. The register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a data transfer memory cycle for the W65C816S. The DBR is initialized to zero during Reset.

### 2.6 Direct (D)

The 16-bit Direct Register provides an address offset for all instructions using direct addressing. The effective Direct Address is formed by adding the 8-bit instruction Direct Address field to the Direct Register. The Direct Register is initialized to zero during Reset. The bank address for Direct Addressing is always zero

### 2.7 Index (X and Y)

There are two general purpose registers that are commonly referred to as Index Registers ( X and Y ) and are frequently used as an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the opcode and the base address, and then modifies the address by adding an Index Register contents to the address prior to performing the desired operation. Pre-indexing or post-indexing of indirect addresses may be selected. In the Native mode (E=0), both Index Registers are 16 bits wide where the Index Select Bit $(X)$ of the Processor Status (P) register equals zero. If the Index Select Bit $(X)$ equals one, both registers will be 8 bits wide, and the high byte is forced to zero.

### 2.8 Processor Status Register (P)

The 8-bit Processor Status Register contains status flags and mode select bits. The Carry (C), Negative $(\mathrm{N})$, Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M), and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor operations.

The Emulation (E) select and the Break (B) flags are accessible only through the Processor Status Register. The Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 8-1, W65C816S Compatibility Information, illustrates the features of the Native ( $\mathrm{E}=0$ ) and Emulation ( $E=1$ ) modes. The $M$ and $X$ flags are always equal to one in Emulation mode. When an interrupt occurs during Emulation mode, the Break flag is written to stack memory as bit 4 of the Processor Status Register.

### 2.9 Program Bank Register (PBR)

The 8-bit Program Bank Register holds the bank address for all instruction fetches. The 24 -bit address consists of the 16-bit instruction effective address and the 8 -bit Program Bank address. The register value is multiplexed with the data bus and presented on the Data bus lines during the first half of a program memory cycle. The Program Bank Register is initialized to zero during Reset. The PHK instruction pushes the PBR register onto the Stack.

### 2.10 Program Counter (PC)

The 16-bit Program Counter Register provides the addresses which are used to step the microprocessor through sequential 8-bit program instruction fields. The PC is incremented for each 8-bit instruction field that is fetched from program memory.

### 2.11 Stack Pointer (S)

The Stack Pointer is a 16-bit register which is used to indicate the next available location in the stack memory area. It serves as the effective address in stack addressing modes as well as subroutine and interrupt processing. The Stack Pointer provides simple implementation of nested subroutines and multiplelevel interrupts. During Emulation mode, the S High-order byte (SH) is always equal to one. The bank address for all stack operations is Bank zero.


Figure 2-1 W65C816S Internal Architecture Simplified Block Diagram

Table 2-1 W65C816S Microprocessor Programming Model

| 8 Bits | 8 Bits | 8 Bits |
| :---: | :---: | :---: |
| Data Bank Register (DBR) | X Register (XH) | X Register (XL) |
| Data Bank Register (DBR) | Y Register (YH) | Y Register (YL) |
| 00 | Stack Register (SH) | Stack Register (SL) |
|  | Accumulator (B) | Accumulator (A) |
| Program Bank Register (PBR) | Program (PCH) | Counter (PCL) |
| 00 | Direct Register (DH) | Direct Register (DL) |

Shaded Blocks $=6502$ registers

2.12 Pin Function Description


Figure 2-2 W65C816S 40 Pin DIP Pinout


Figure 2-3 W65C816S 44 Pin PLCC Pinout


Figure 2-4 W65C816S 44 PIN QFP Pinout


Table 2-2 Pin Function Table

| Pin | Description |
| :--- | :--- |
| A0-A15 | Address Bus |
| ABORTB | Abort Input |
| BE | Bus Enable |
| PHI2 | Phase 2 In Clock |
| D0-D7 | Data Bus/Bank Address Bus |
| E | Emulation OR Native Mode Select |
| IRQB | Interrupt Request |
| MLB | Memory Lock |
| MX | Memory and Index Register Mode Select |
| NC | No Connect |
| NMIB | Non-Maskable Interrupt |
| RDY | Ready |
| RESB | Reset |
| RWB | Read/Write |
| VDA | Valid Data Address |
| VPB | Vector Pull |
| VPA | Valid Program Address |
| VDD | Positive Power Supply |
| VSS | Internal Logic Ground |

### 2.13 Abort (ABORTB)

The Abort negative pulse active input is used to abort instructions (usually due to an Address Bus condition). A negative transition will inhibit modification of any internal register during the current instruction. Upon completion of this instruction, an interrupt sequence is initiated. The location of the aborted opcode is stored as the return address in stack memory. The Abort vector address is 00FFF8,9 (Emulation mode) or 00FFE8,9 (Native mode). Note that ABORTB is a pulse sensitive signal; i.e., an abort will occur whenever there is a negative pulse (or level) on the ABORTB pin during a PHI2 clock.

### 2.14 Address Bus (A0-A15)

The sixteen Address Bus output lines along with the bank address (multiplexed on the first half cycle of the Data Bus (DO-D7) pins) form the 24-bit Address Bus for memory and I/O exchange on the Data Bus. When using the W65C816S, the address lines may be set to the high impedance state by the Bus Enable (BE) signal.

### 2.15 Bus Enable (BE)

The Bus Enable input signal allows external control of the Address and Data Buffers, as well as the RWB signal. With Bus Enable high, the RWB and Address Buffers are active. The Data/Address Buffers are active during the first half of every cycle and the second half of a write cycle. When BE is low, these buffers are disabled. Bus Enable is an asynchronous signal.

### 2.16 Data/Bank Address Bus (D0-D7)

The Data/Bank Address Bus pins provide both the Bank Address and Data. The bank address is present during the first half of a memory cycle, and the data value is read or written during the second half of the memory cycle. Two memory cycles are required to transfer 16-bit values. These lines may be set to the high impedance state by the Bus Enable ( BE ) signal.

### 2.17 Emulation Status (E)

The Emulation Status output reflects the state of the Emulation (E) mode flag in the Processor Status (P) Register. This signal may be thought of as an opcode extension and used for memory and system management.

### 2.18 Interrupt Request (IRQB)

The Interrupt Request negative level active input signal is used to request that an interrupt sequence be initiated. When the IRQB Disable flag is cleared, a low input logic level initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure the interrupt will be recognized immediately. The Interrupt Request vector address is OOFFFE, F (Emulation mode) or OOFFEE,F (Native mode). Since IRQB is a level sensitive input, an interrupt will occur if the interrupt source was not cleared since the last interrupt. Also, no interrupt will occur if the interrupt source is cleared prior to interrupt recognition. The IRQB signal going low causes 4 bytes of information to be pushed onto the stack before jumping to the interrupt handler. The first byte is PBR followed by PCH, PCL and P (Processor Status Register). These register values are used by the RTI instruction to return the processor to its original state prior to handling the IRQ interrupt (see Table 6-1)

### 2.19 Memory Lock (MLB)

The Memory Lock active low output may be used to ensure the integrity of Read Modify Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the next bus cycle. Memory Lock is low during the last three or five cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, depending on the state of the M flag.

### 2.20 Memory/Index Select Status (MX)

The Memory/Index Select Status multiplexed output reflects the state of the Accumulator (M) and Index (X) elect flags (bits 5 and 4 of the Processor Status ( P ) Register. Flag M is valid during PHI2 negative transition and Flag X is valid during PHI2 positive transition. These bits may be thought of as opcode extensions and may be used for memory and system management.

### 2.21 Non-Maskable Interrupt (NMIB)

A negative transition on the non-maskable Interrupt input initiates an interrupt sequence. A high to low transition initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt instruction may be executed to ensure that the interrupt will be recognized immediately. The non-maskable Interrupt vector address is 00FFFA, B (Emulation mode) or 00FFEA, B (Native mode). Since NMIB is an edge sensitive input, an interrupt will occur if there is a negative transition while servicing a previous interrupt. No interrupt will occur if NMIB remains low after the negative transition was processed. The NMIB signal going low causes 4 bytes of information to be pushed onto the stack before jumping to the interrupt handler. The first byte on the stack is the PBR followed by the PCH, PCL and P, these register values are used by the RTI instruction to return the processor to its original state prior to the NMI interrupt.

### 2.22 Phase 2 In (PHI2)

Phase 2 In is the system clock input to the microprocessor. PHI2 can be held in either state to preserve the contents of internal registers and reduce power as a Standby mode.

### 2.23 Read/Write (RWB)

The Read/Write output signal is used to control whether the microprocessor is "Reading" or "Writing" to memory. When the RWB is in the high state, the microprocessor is reading data from memory or I/O. When RBW is low the Data Bus contains valid data from the microprocessor which is to written to the addressed memory location. The RWB signal is set to the high impedance state when Bus Enable is low.

### 2.24 Ready (RDY)

The Ready is a bi-directional signal. When it is an output it indicates that a Wait for Interrupt instruction has been executed halting operation of the microprocessor. A low input logic level will halt the microprocessor in its current state. Returning RDY to the active high state releases the microprocessor to continue processing following the next PHI2 negative transition. The RDY signal is internally pulled low following the execution of a Wait for Interrupt instruction, and then returned to the high state when a RESB, ABORTB, NMIB, or IRQB external interrupt is active. This feature may be used to reduce interrupt latency by executing the WAI instruction and waiting for an interrupt to begin processing. If the IRQB Disable flag has been set, the next instruction will be executed when the IRQB occurs. The processor will not stop after a WAI instruction if RDY has been forced to a high state. The STP instruction has no effect on RDY. The RDY pin has an active pull-up and when outputting a low level, the pull-up is turned off to reduce power. The RDY pin can be wired ORed.

### 2.25 Reset (RESB)

The Reset active low input is used to initialize the microprocessor and start program execution. The Reset input buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pull-up device. The RESB signal must be held low for at least two clock cycles after VDD reaches operating voltage. Ready (RDY) has no effect while RESB is being held low. The stack pointer must be initialized by the user's software. During the Reset conditioning period the following processor initialization takes place:

| Registers |  |
| :---: | :---: |
| $\mathrm{D}=0000$ | $\mathrm{SH}=01, \mathrm{SL}=$ |
| $\mathrm{DBR}=00$ | $\mathrm{XH}=00, \mathrm{XL}=$ |
| $\mathrm{PBR}=00$ | $\mathrm{YH}=00, \mathrm{YL}=$ |
|  | $\mathrm{A}=$ |


| Signals |  |
| :---: | ---: |
| $\mathrm{E}=1$ | $\mathrm{VDA}=0$ |
| $\mathrm{MX}=1$ | $\mathrm{VPB}=1$ |
| $\mathrm{RWB}=1$ | $\mathrm{VPA}=0$ |


| P Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N | V | M | X | D | I | Z | $\mathrm{C} / \mathrm{E}$ |  |
|  |  | 1 | 1 | 0 | 1 |  | 1 |  |

Shaded Area = Not Initialized

When Reset is brought high, an interrupt sequence is initiated

- STP and WAI instructions are cleared
- $\quad$ RWB remains in the high state during the stack address cycles.
- $\quad$ The Reset vector address is 00FFFC,D.(see Table 6-1 for Vectors)
- $\quad$ PC is loaded with the contents of 00FFFC,D


### 2.26 Valid Data Address (VDA) and Valid Program Address (VPA)

The Valid Data Address and Valid Program Address output signals indicate valid memory addresses when high and are used for memory or I/O address qualification.

| VDA | VPA |  |
| :---: | :---: | :--- |
| 0 | 0 | Internal Operation Address and Data Bus available. The Address Bus may be invalid. |
| 0 | 1 | Valid program address-may be used for program cache control. |
| 1 | 0 | Valid data address-may be used for data cache control. |
| 1 | 1 | Opcode fetch-may be used for program cache control and single step control. |

### 2.27 VDD and VSS

VDD is the positive supply voltage and VSS is system logic ground.

### 2.28 Vector Pull (VPB)

The Vector Pull active low output indicates that a vector location is being addressed during an interrupt sequence. VPB is low during the last two interrupt sequence cycles, during which time the processor loads the PC with the interrupt handler vector location. The VPB signal may be used to select and prioritize interrupts from several sources by modifying the vector addresses.

## 3 ADDRESSING MODES

The W65C816S is capable of directly addressing 16 MBytes of memory. This address space has special significance within certain addressing modes, as follows:

### 3.1 Reset and Interrupt Vectors

The Reset and Interrupt Vectors use the majority of the fixed addresses between 00FFE0 and 00FFFF.

### 3.2 Stack

The Stack may be use memory from 000000 to 00FFFF. The effective address of Stack and Stack Relative addressing modes will be always be within this range.

### 3.3 Direct

The Direct addressing modes are usually used to store memory registers and pointers. The effective address generated by Direct, Direct, X and Direct, Y addressing modes is always in Bank 0 (00000000FFFF).

### 3.4 Program Address Space

The Program Bank register is not affected by the Relative, Relative Long, Absolute, Absolute Indirect, and Absolute Indexed Indirect addressing modes or by incrementing the Program Counter from FFFF. The only instructions that affect the Program Bank register are: RTI, RTL, JML, JSL, and JMP Absolute Long. Program code may exceed 64K bytes although code segments may not span bank boundaries.

### 3.5 Data Address Space

The Data Address space is contiguous throughout the 16 MByte address space. Words, arrays, records, or any data structures may span 64 KByte bank boundaries with no compromise in code efficiency. The following addressing modes generate 24-bit effective addresses:

- $\quad$ Absolute a
- Absolute $a, x$
- Absolute a,y
- Absolute Long al
- Absolute Long Indexed $a l, x$
- Direct Indexed Indirect ( $\mathrm{d}, \mathrm{x}$ )
- Direct Indirect (d)
- Direct Indirect Indexed (d),y
- Direct Indirect Long [d]
- Direct Indirect Long Indexed [d],y
- Stack Relative Indirect Indexed (d,x),y

The following addressing mode descriptions provide additional detail as to how effective addresses are calculated. Twenty-four addressing modes are available for the W65C816S.

### 3.5.1 Absolute-a

With Absolute addressing the second and third bytes of the instruction form the low order 16 bits of the effective address. The Data Bank Register contains the high order 8 bits of the operand address.

| Instruction | Opcode | addrl | addrh |
| :---: | :---: | :---: | :---: |
| Operand | DBR | addrh | addrl |

### 3.5.2 Absolute Indexed Indirect-( $a, x$ )

With Absolute Indexed Indirect ( $(a, x))$ addressing the second and third bytes of the instruction are added to the X Index Register to form a 16-bit pointer in Bank 0. The contents of this pointer are loaded in the Program Counter for the JMP instruction. The Program Bank Register is not changed.

Instruction:

| Opcode | addrl | addrh |
| :---: | :---: | :---: |
|  | addrh | addrl |
|  | address |  |

then:
$\mathrm{PC}=$ (address)

### 3.5.3 Absolute Indexed with $\mathrm{X}-\mathrm{a}, \mathrm{x}$

With Absolute Indexed with $\mathrm{X}(\mathrm{a}, \mathrm{x})$ addressing the second and third bytes of the instruction are added to the X Index Register to form the low order 16 bits of the effective address. The Data Bank Register contains the high order 8 bits of the effective address.

| Instruction: | Opcode | addrl | addrh |
| :--- | :---: | :---: | :---: |
|  | DBR | addrh | addrl |
|  | + |  | X Reg |
| Operand | effective address |  |  |
|  |  |  |  |

### 3.5.4 Absolute Indexed with Y-a,y

With Absolute Indexed with $\mathrm{Y}(\mathrm{a}, \mathrm{y})$ addressing the second and third bytes of the instruction are added to the $Y$ Index Register to form the low order 16 bits of the effective address. The Data Bank Register contains the high order 8 bits of the effective address.

Instruction:

| Opcode | addrl | addrh |
| :---: | :---: | :---: |
| DBR | addrh | addrl |
| + |  | Y Reg |

Operand
Address:
effective address

### 3.5.5 Absolute Indirect-(a)

With Absolute Indirect addressing the second and third bytes of the instruction form an address to a pointer in Bank 0. The Program Counter is loaded with the first and second bytes at this pointer. With the Jump Long (JML) instruction, the Program Bank Register is loaded with the third byte of the pointer.

Instruction:
Indirect

| Opcode | addrl | addrh |
| :---: | :---: | :---: |
| 00 | addrh | addrl |

### 3.5.6 Absolute Long Indexed With X-al, x

With Absolute Long Indexed with $\mathrm{X}(\mathrm{al}, \mathrm{x}$ ) addressing the second, third and fourth bytes of the instruction form a 24 -bit base address. The effective address is the sum of this 24 -bit address and the X Index Register.

Instruction:

Operand
Address:

| Opcode | addrl | addrh | baddr |
| :---: | :---: | :---: | :---: |
| baddr | addrh | addrl |  |
| effective address |  |  | X Reg |
|   |  |  |  |

### 3.5.7 Absolute Long-al

With Absolute Long (al) addressing the second, third and fourth byte of the instruction form the 24 -bit effective address.

| Instruction: | Opcode | addrl | addrh | baddr |
| :---: | :---: | :---: | :---: | :---: |
| Operand Address: | baddr | addrh | addrl |  |

### 3.5.8 Accumulator-A

With Accumulator (A) addressing the operand is the Accumulator.

### 3.5.9 Block Move-xyc

Block Move (xyc) addressing is used by the Block Move instructions. The second byte of the instruction contains the high-order 8 bits of the destination address and the $Y$ Index Register contains the loworder 16 bits of the destination address. The third byte of the instruction contains the high-order 8 bits of the source address and the X Index Register contains the low-order bits of the source address. The C Accumulator contains one less than the number of bytes to move. The second byte of the block move instructions is also loaded into the Data Bank Register.

Instruction:
Source Address:
Dest. Address:

| Opcode | dstbnk | srcbnk |
| :---: | :---: | :---: |
| srcbnk | X Reg |  |
| dstbnk | Y Reg |  |

Increment $X$ and $Y(M V N)$ or decrement $X$ and $Y(M V P)$ and decrement $C$ (if greater than zero), then $\mathrm{PC}=\mathrm{PC}+3$.

### 3.5.10 Direct Indexed Indirect-( $\mathrm{d}, \mathrm{x}$ )

Direct Indexed Indirect ((d,x)) addressing is often referred to as Indirect $X$ addressing. The second byte of the instruction is added to the sum of the Direct Register and the X Index Register. The result points to the X low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.


### 3.5.11 Direct Indexed with X-d,x

With Direct Indexed with $\mathrm{X}(\mathrm{d}, \mathrm{x})$ addressing the second byte of the instruction is added to the sum of the Direct Register and the $X$ Index Register to form the 16 -bit effective address. The operand is always in Bank 0.


### 3.5.12 Direct Indexed with Y-d,y

With Direct Indexed with $\mathrm{Y}(\mathrm{d}, \mathrm{y})$ addressing the second byte of the instruction is added to the sum of the Direct Register and the $Y$ Index Register to form the 16-bit effective address. The operand is always in Bank 0.


### 3.5.13 Direct Indirect Indexed-(d),y

Direct Indirect Indexed ((d),y) addressing is often referred to as Indirect Y addressing. The second byte of the instruction is added to the Direct Register (D). The 16-bit content of this memory location is then combined with the Data Bank register to form a 24-bit base address. The Y Index Register is added to the base address to form the effective address.


### 3.5.14 Direct Indirect Long Indexed-[d],y

With Direct Indirect Long Indexed ([d],y) addressing the 24-bit base address is pointed to by the sum of the second byte of the instruction and the Direct Register. The effective address is this 24 -bit base address plus the Y Index Register.


### 3.5.15 Direct Indirect Long-[d]

With Direct Indirect Long ([d]) addressing the second byte of the instruction is added to the Direct Register to form a pointer to the 24-bit effective address.


### 3.5.16 Direct Indirect-(d)

With Direct Indirect ((d)) addressing the second byte of the instruction is added to the Direct Register to form a pointer to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.


### 3.5.17 Direct-d

With Direct (d) addressing the second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0 .


### 3.5.18 Immediate-\#

With Immediate (\#) addressing the operand is the second byte (second and third bytes when in the 16-bit mode) of the instruction.

### 3.5.19 Implied-i

Implied (i) addressing uses a single byte instruction. The operand is implicitly defined by the instruction.

### 3.5.20 Program Counter Relative Long-rl

The Program Counter Relative Long (rl) addressing mode is used with only with the unconditional Branch Long instruction (BRL) and the Push Effective Relative instruction (PER). The second and third bytes of the instruction are added to the Program Counter, which has been updated to point to the opcode of the next instruction. With the branch instruction, the Program Counter is loaded with the result. With the Push Effective Relative instruction, the result is stored on the stack. The offset is a signed 16 -bit quantity in the range from -32768 to 32767 . The Program Bank Register is not affected.

### 3.5.21 Program Counter Relative-r

The Program Counter Relative ( $r$ ) addressing is referred to as Relative Addressing and is used only with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter, which has been updated to point to the opcode of the next instruction. The offset is a signed 8-bit quantity in the range from -128 to 127. The Program Bank Register is not affected.

### 3.5.22 Stack-s

Stack (s) addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0. Interrupt Vectors are always fetched from Bank 0.

### 3.5.23 Stack Relative-d,s

With Stack Relative ( $\mathrm{d}, \mathrm{s}$ ) addressing the low-order 16 bits of the effective address is formed from the sum of the second byte of the instruction and the stack pointer. The high-order 8 bits of the effective address are always zero. The relative offset is an unsigned 8-bit quantity in the range of 0 to 255 .


### 3.5.24 Stack Relative Indirect Indexed-(d,s),y

With Stack Relative Indirect Indexed ((d,s),y) addressing the second byte of the instruction is added to the Stack Pointer to form a pointer to the low-order 16-bit base address in Bank 0. The Data Bank Register contains the high-order 8 bits of the base address. The effective address is the sum of the 24bit base address and the Y Index Register.


Table 3-1 Addressing Mode Summary

| Address Mode | Instruction Times in Memory <br> Cycle |  | Memory Utilization in Number <br> of Program Sequence Bytes |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Original 8-bit <br> NMOS <br> 6502 | New <br> W65C816S | Original 8-bit <br> NMOS <br> 6502 | New <br> W65C816S |
| Absolute | $4(5)$ | $4(3,5)$ | 3 | 3 |
| Absolute Indexed Indirect (Jump) | - | 6 | - | 3 |
| Absolute Indirect (Jump) | 5 | 5 | 3 | 3 |
| Absolute Long | - | $5(3)$ | - | 4 |
| Absolute Long, $X$ | - | $5(3)$ | - | 4 |
| Absolute, X | $4(1,5)$ | $4(1,3,5)$ | 3 | 3 |
| Absolute, Y | $4(1)$ | $4(1,3)$ | 3 | 3 |
| Accumulator | 2 | 2 | 1 | 1 |
| Block Move (xyc) | - | 7 | - | 3 |
| Direct | $3(5)$ | $3(3,4,5)$ | 2 | 2 |
| Direct Indexed Indirect (d,x) | 6 | $6(3,4)$ | 2 | 2 |
| Direct Indirect | - | $5(3,4)$ | - | 2 |
| Direct Indirect Indexed (d),y | $5(1)$ | $5(1,3,4)$ | 2 | 2 |
| Direct Indirect Indexed Long [d],y | - | $6(3,4)$ | - | 2 |
| Direct Indirect Long | - | $6(3,4)$ | - | 2 |
| Direct, $X$ | $4(5)$ | $4(3,4,5)$ | 2 | 2 |
| Direct, $Y$ | 4 | $4(3,4)$ | 2 | 2 |
| Immediate | 2 | $2(3)$ | 2 | $2(3)$ |
| Implied | 2 | 2 | 1 | 1 |
| Relative | $2(1,2)$ | $2(2)$ | 2 | 2 |
| Relative Long | - | $3(2)$ | - | 3 |
| Stack | $3-7$ | $3-8$ | $1-3$ | $1-4$ |
| Stack Relative | - | $4(3)$ | - | 2 |
| Stack Relative Indirect Indexed | - | $7(3)$ | - | 2 |
|  |  |  |  |  |

Notes (these are indicated in parentheses):

1. Page boundary, add 1 cycle if page boundary is crossed when forming address.
2. Branch taken, add 1 cycle if branch is taken.
3. $\mathrm{M}=0$ or $\mathrm{X}=0,16$ bit operation, add 1 cycle, add 1 byte for immediate.
4. Direct register low (DL) not equal zero, add 1 cycle.
5. Read-Modify-Write, add 2 cycles for $\mathrm{M}=1$, add 3 cycles for $\mathrm{M}=0$.

## 4 TIMING, AC AND DC CHARACTERISTICS

### 4.1 Absolute Maximum Ratings

Table 4-1 Absolute Maximum Ratings

| Rating | Symbol | Value |
| :--- | :---: | :---: |
| Supply Voltage | VDD | -0.3 to +7.0 V |
| Input Voltage | VIN | -0.3 to VDD +0.3 V |
| Storage Temperature | TS | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Note: Exceeding these ratings may result in permanent damage. Functional operation under the conditions is not implied.

### 4.2 DC Characteristics $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Table 4-2 DC Characteristics

|  |  | $5.0+/-5 \%$ |  | $3.3+/-10 \%$ |  | 3.0+/-5\% |  | 2.5+/-5\% |  | 1.8+/-5\% |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| VDD |  | 4.25 | 5.25 | 3.0 | 3.6 | 2.85 | 3.15 | 2.375 | 2.625 | 1.71 | 1.89 | V |
| Vih | Input High Voltage ABORTB, BE, Data, IRQB, RDY, NMIB, PHI2, RESB | $\begin{gathered} \text { VDDx0. } \\ 8 \end{gathered}$ | VDD+0.3 | VDDx0.8 | VDD+0.3 | VDDx0.8 | VDD+0.3 | VDDx0.8 | VDD+0.3 | VDDx0.8 | VDD+0.3 | V |
| Vil | Input Low Voltage ABORTB, BE, Data, IRQB, RDY, NMIB, PHI2, RESB | $\begin{gathered} \text { VSS- } \\ 0.3 \end{gathered}$ | $\begin{gathered} \text { VDDx0. } \\ 2 \end{gathered}$ | VSS-0.3 | VDDx0.2 | VSS-0.3 | VDDx0.2 | VSS-0.3 | $\begin{gathered} \text { VDDx0. } \\ 2 \end{gathered}$ | VSS-0.3 | $\begin{gathered} \text { VDDx0. } \\ 2 \end{gathered}$ | V |
| Ipup | RDY Input Pullup-Current (VIN=VDDx0.8) | 5 | 20 | 5 | 20 | 5 | 20 | 2 | 10 | 2 | 10 | $\mu \mathrm{A}$ |
| lin | Input Leakage Current (Vin=0.4 to 2.4) PHI2, Address, Data, RWB, (Off state, $\mathrm{BE}=0$ ), All other inputs | -0.2 | 0.2 | -0.2 | 0.2 | -0.2 | 0.2 | -0.2 | 0.2 | -0.2 | 0.2 | $\mu \mathrm{A}$ |
| Ioh | Output High Voltage (Vol=VDD-0.4V) Address, Data, E, MLB, MX, RWB, VDA, VPA, VPB | 700 | - | 300 | - | 300 | - | 200 | - | 100 | - | $\mu \mathrm{A}$ |
| Iol | Output Low Voltage (Vol=VSS +0.4 V ) Address, Data, E, MLB, MX, RWB, VDA, VPA, VPB | 1.6 | - | 1.6 | - | 1.6 | - | 1.0 | - | . 5 | - | mA |
| Idd | Supply Current (no load) Supply Current (core) |  | $\begin{aligned} & \hline 2.0 \\ & 1.0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 0.6 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 0.5 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 0.4 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \hline 0.75 \\ & 0.30 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{mA/} \\ & \mathrm{MHz} \\ & \hline \end{aligned}$ |
| Isby | Standby Current (No Load, Data Bus = VSS or VDD) <br> ABORTB, BE, IRQB, NMIB, RESB, PHI2=VDD |  |  | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{Cin} \\ & \mathrm{Cts} \end{aligned}$ | Capacitance (Vin $=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ ) ABORTB, BE, IRQB, NMIB, PHI2, RBW, RESB, RDY, <br> Address, Data, R/W- (Off state) <br> * Not inspected during production test; verified on a sample basis. | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

The Western Design Center Inc.


Figure 4-1 IDD vs. VDD


Figure 4-2 F Max vs. VDD

Table 4-2 W65C816S AC Characteristics

| Symbol | Parameter | $\frac{5.0+/-5 \%}{14 \mathrm{MHz}}$ |  | $\begin{gathered} \hline \hline 3.3+/-10 \% \\ 8 \mathrm{MHz} \end{gathered}$ |  | $\begin{gathered} \hline \hline 3.0+/-5 \% \\ 8 \mathrm{MHz} \end{gathered}$ |  | $\frac{2.5+/-5 \%}{4 \mathrm{MHz}}$ |  | $\frac{1.8+/-5 \%}{2 \mathrm{MHz}}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| VDD |  | 4.75 | 5.25 | 3.0 | 3.6 | 2.85 | 3.15 | 2.375 | 2.675 | 1.71 | 1.89 | V |
| tCYC | Cycle Time | 70 | DC | 125 | DC | 125 | DC | 250 | DC | 500 | DC | nS |
| tPWL | Clock Pulse Width Low | 35 | - | 63 | - | 63 | - | 125 | - | 250 | - | nS |
| tPWH | Clock Pulse Width High | 35 | - | 62 | - | 62 | - | 125 | - | 250 | - | nS |
| tF,tR | Fall Time, Rise Time | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | nS |
| tAH | A0-A15 Hold Time | 10 | - | 10 | - | 10 | - | 20 | - | 40 | - | nS |
| tADS | A0-A15 Setup Time | - | 30 | - | 40 | - | 40 | - | 75 | - | 150 | nS |
| tBH | BA0-BA7 Hold Time | 10 | - | 10 | - | 10 | - | 20 | - | 40 | - | nS |
| tBAS | BA0-BA7 Setup Time | - | 33 | - | 40 | - | 40 | - | 75 | - | 150 | nS |
| tACC | Access Time | 30 | - | 70 | - | 70 | - | 130 | - | 365 | - | nS |
| tDHR | Read Data Hold Time | 10 | - | 10 | - | 10 | - | 20 | - | 40 | - | nS |
| tDSR | Read Data Setup Time | 10 | - | 15 | - | 20 | - | 30 | - | 40 | - | nS |
| tMDS | Write Data Delay Time | - | 30 | - | 40 | - | 40 | - | 70 | - | 140 | nS |
| tDHW | Write Data Hold Time | 10 | - | 10 | - | 10 | - | 20 | - | 40 | - | nS |
| tPCS | Processor Control Setup Time | 10 | - | 15 | - | 15 | - | 30 | - | 60 | - | nS |
| tPCH | Processor Control Hold Time | 10 | - | 10 | - | 10 | - | 20 | - | 40 | - | nS |
| tEH | E, MX Output Hold Time | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | nS |
| tES | E, MX Output Setup Time | 10 | - | 15 | - | 15 | - | 30 | - | 60 | - | nS |
| CEXT | Capacitive Load (1) | - | 35 | - | 35 | - | 35 | - | 35 | - | 35 | Pf |
| tBVD | be TO Valid Data (2) | - | 25 | - | 30 | - | 30 | - | 60 | - | 120 | nS |

1. Test or loading on all outputs.
2. BE to High Impedance State is not testable but should be the same amount of time as BE to Valid Data.


Figure 4-1 General Timing Diagram

1. Timing measurement points are $50 \%$ VDD.

## 5 OPERATION TABLES

Table 5-1 W65C816S Instruction Set-Alphabetical Sequence

| 1. | ADC | Add Memory to Accumulator with Carry | 47. | PHB | Push Data Bank Register on Stack |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2. | AND | "AND" Memory with Accumulator | 48. | PHD | Push Direct Register on Stack |
| 3. | ASL | Shift One Bit Left, Memory or Accumulator | 49. | PHK | Push Program Bank Register on Stack |
| 4. | BCC | Branch on Carry Clear ( $\mathrm{C}=0$ ) | 50. | PHP | Push Processor Status on Stack |
| 5. | BCS | Branch on Carry Set ( $\mathrm{C}=1$ ) | 51. | PHX | Push Index X on Stack |
| 6. | BEQ | Branch if Equal (Z=1) | 52. | PHY | Push Index Y on Stack |
| 7. | BIT | Bit Test | 53. | PLA | Pull Accumulator from Stack |
| 8. | BMI | Branch if Result Minus ( $\mathrm{N}=1$ ) | 54. | PLB | Pull Data Bank Register from Stack |
| 9. | BNE | Branch if Not Equal ( $\mathrm{Z}=0$ ) | 55. | PLD | Pull Direct Register from Stack |
| 10. | BPL | Branch if Result Plus ( $\mathrm{N}=0$ ) | 56. | PLP | Pull Processor Status from Stack |
| 11. | BRA | Branch Always | 57. | PLX | Pull Index X from Stack |
| 12. | BRK | Force Break | 58. | PLY | Pull Index Y from Stack |
| 13. | BRL | Branch Always Long | 59. | REP | Reset Status Bits |
| 14. | BVC | Branch on Overflow Clear (V=0) | 60. | ROL | Rotate One Bit Left (Memory or Accumulator) |
| 15. | BVS | Branch on Overflow Set (V=1) | 61. | ROR | Rotate One Bit Right |
| 16. | CLC | Clear Carry Flag | 62. | RTI | Return from Interrupt |
| 17. | CLD | Clear Decimal Mode | 63. | RTL | Return from Subroutine Long |
| 18. | CLI | Clear Interrupt Disable Bit | 64. | RTS | Return from Subroutine |
| 19. | CLV | Clear Overflow Flag | 65. | SBC | Subtract Memory from Accumulator |
| 20. | CMP | Compare Memory and Accumulator | 66. | SEP | Set Processor Status Bit |
| 21. | COP | Coprocessor | 67. | SEC | Set Carry Flag |
| 22. | CPX | Compare Memory and Index X | 68. | SED | Set Decimal Mode |
| 23. | CPY | Compare Memory and Index Y | 69. | SEI | Set Interrupt Disable Status |
| 24. | DEC | Decrement Memory or Accumulator by One | 70. | STA | Store Accumulator in Memory |
| 25. | DEX | Decrement Index X by One | 71. | STP | Stop the Clock |
| 26. | DEY | Decrement Index Y by One | 72. | STX | Store Index X in Memory |
| 27. | EOR | "Exclusive OR" Memory with Accumulator | 73. | STY | Store Index Y in Memory |
| 28. | INC | Increment Memory or Accumulator by One | 74. | STZ | Store Zero in Memory |
| 29. | INX | Increment Index X by One | 75. | TAX | Transfer Accumulator in Index X |
| 30. | INY | Increment Index Y by One | 76. | TAY | Transfer Accumulator to Index Y |
| 31. | JML | Jump Long | 77. | TCD | Transfer C Accumulator to Direct Register |
| 32. | JMP | Jump to New Location | 78. | TCS | Transfer C Accumulator to Stack Pointer |
| 33. | JSL | Jump Subroutine Long | 79. | TDC | Transfer Direct Register to C Accumulator |
| 34. | JSR | Jump to News Location Saving Return | 80. | TRB | Test and Reset Bit |
| 35. | LDA | Load Accumulator with Memory | 81. | TSB | Test and Set Bit |
| 36. | LDX | Load Index X with Memory | 82. | TSC | Transfer Stack Pointer to C Accumulator |
| 37. | LDY | Load Index Y with Memory | 83. | TSX | Transfer Stack Pointer Register to Index X |
| 38. | LSR | Shift One Bit Right (Memory or Accumulator) | 84. | TXA | Transfer Index X to Accumulator |
| 39. | MVN | Block Move Negative | 85. | TXS | Transfer Index X to Stack Pointer Register |
| 40. | MVP | Block Move Positive | 86. | TXY | Transfer Index $X$ to Index $Y$ |
| 41. | NOP | No Operation | 87. | TYA | Transfer Index Y to Accumulator |
| 42. | ORA | "OR" Memory with Accumulator | 88. | TYX | Transfer Index Y to Index X |
| 43. | PEA | Push Absolute Address | 89. | WAI | Wait for Interrupt |
| 44. | PEI | Push Indirect Address | 90. | WDM | Reserved for future use |
| 45. | PER | Push Program Counter Relative Address | 91. | XBA | Exchange B and A Accumulator |
| 46. | PHA | Push Accumulator on Stack | 92. | XCE | Exchange Carry and Emulation Bits |

Table 5-2 Emulation Mode Vector Locations (8-bit Mode)

| Address | Label | Function |
| :--- | :--- | :--- |
| 00FFFE,F | IRQB/BRK | Hardware/Software |
| 00FFFC,D | RESETB | Hardware |
| 00FFFA,B | NMIB | Hardware |
| 00FFF8,9 | ABORTB | Hardware |
| 00FFF6,7 | (Reserved) | Hardware |
| 00FFF4,5 | COP | Software |
| 00FFF2,3 | (Reserved) |  |
| 00FFF0,1 | (Reserved) |  |

Table 5-3 Native Mode Vector Locations (16-bit Mode)

| Address | Label | Function |
| :--- | :--- | :--- |
| 00FFEE,F | IRQB | Hardware |
| 00FFEC,D | (Reserved) |  |
| 00FFEA,B | NMIB | Hardware |
| 00FFE8,9 | ABORTB |  |
| 00FFE6,7 | BRK | Software |
| 00FFE4,5 | COP | Software |
| 00FFE2,3 | (Reserved) |  |
| 00FFE0,1 | (Reserved) |  |

The VP output is low during the two cycles used for vector location access. When an interrupt is executed, $D=0$ and $I=1$ in Status Register $P$. The Western Design Center Inc.

Table 5-4 Opcode Matrix

| $\begin{aligned} & \hline \mathrm{M} \\ & \mathrm{~S} \\ & \mathrm{D} \end{aligned}$ | LSD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline \mathrm{M} \\ & \mathrm{~S} \\ & \mathrm{D} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |
| 0 | $\begin{gathered} \hline \text { BRK } \\ \mathrm{s} \\ 7,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ (\mathrm{d}, \mathrm{x}) \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { COP } \\ \text { s } \\ 7,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \text { d,s } \\ 4,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TSB } \\ \text { d } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ASL } \\ \text { d } \\ 5,2 \\ \hline \end{gathered}$ | ORA <br> [d] <br> 6,2 | $\begin{gathered} \hline \text { PHP } \\ \mathrm{s} \\ 3,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ASL } \\ \text { A } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PHD } \\ \mathrm{s} \\ 4,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TSB } \\ \text { a } \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ASL } \\ \text { a } \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \text { al } \\ 5,4 \\ \hline \end{gathered}$ | 0 |
| 1 | $\begin{gathered} \hline \text { BPL } \\ \text { r } \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \text { (d),y } \\ 5,2 \end{gathered}$ | ORA <br> (d) <br> 5,2 | $\begin{gathered} \hline \text { ORA } \\ (\mathrm{d}, \mathrm{~s}), \mathrm{y} \\ 7,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TRB } \\ \text { d } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { ASL } \\ & \mathrm{d}, \mathrm{x} \\ & 6,2 \\ & \hline \end{aligned}$ | ORA <br> [d],y <br> 6,2 | $\begin{gathered} \hline \text { CLC } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | ORA <br> a,y <br> 4,3 | $\begin{gathered} \hline \text { INC } \\ \text { A } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TCS } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{gathered} \hline \text { TRB } \\ \text { a } \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ORA } \\ \mathrm{a}, \mathrm{x} \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ASL } \\ \mathrm{a}, \mathrm{x} \\ 7,3 \end{gathered}$ | ORA <br> al, x <br> 5,4 | 1 |
| 2 | $\begin{gathered} \hline \text { JSR } \\ \text { a } \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ (\mathrm{d}, \mathrm{x}) \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { JSL } \\ \text { al } \\ 8,4 \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \text { d,s } \\ 4,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { BIT } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{ROL} \\ \mathrm{~d} \\ 5,2 \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \text { [d] } \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PLP } \\ \mathrm{s} \\ 4,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{ROL} \\ \mathrm{~A} \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PLD } \\ \text { s } \\ 5,1 \end{gathered}$ | $\begin{gathered} \hline \text { BIT } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ROL } \\ \mathrm{a} \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \text { al } \\ 5,4 \\ \hline \end{gathered}$ | 2 |
| 3 | $\begin{gathered} \hline \text { BMI } \\ \mathrm{R} \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \text { (d),y } \\ 5,2 \\ \hline \end{gathered}$ | AND <br> (d) <br> 5,2 | AND (d,s),y 7,2 | $\begin{aligned} & \hline \text { BIT } \\ & \mathrm{d}, \mathrm{x} \\ & 4,2 \end{aligned}$ | $\begin{gathered} \hline \text { AND } \\ \text { d,x } \\ 4,2 \end{gathered}$ | $\begin{gathered} \hline \mathrm{ROL} \\ \mathrm{~d}, \mathrm{x} \\ 6,2 \end{gathered}$ | AND <br> [d],y <br> 6,2 | $\begin{gathered} \text { SEC } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { a,y } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { A } \\ 2,1 \end{gathered}$ | $\begin{gathered} \text { TSC } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { BIT } \\ & \mathrm{a}, \mathrm{x} \\ & 4,3 \end{aligned}$ | $\begin{gathered} \text { AND } \\ \mathrm{a}, \mathrm{x} \\ 4,3 \end{gathered}$ | $\begin{gathered} \mathrm{ROL} \\ \mathrm{a}, \mathrm{x} \\ 7,3 \\ \hline \end{gathered}$ | AND <br> al, x <br> 5,4 | 3 |
| 4 | $\begin{gathered} \hline \text { RTI } \\ \mathrm{s} \\ 7,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ (\mathrm{d}, \mathrm{x}) \\ 6,2 \\ \hline \end{gathered}$ | WDM <br> 2,2 | $\begin{gathered} \hline \text { EOR } \\ \text { d,s } \\ 4,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MVP } \\ \text { xyc } \\ 7,3 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~d} \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LSR } \\ \text { d } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \text { [d] } \\ 6.2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PHA } \\ \mathrm{s} \\ 3,1 \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LSR } \\ \text { A } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PHK } \\ \mathrm{s} \\ 3,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{JMP} \\ \text { a } \\ 3,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LSR } \\ a \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \text { Al } \\ 5,4 \\ \hline \end{gathered}$ | 4 |
| 5 | $\begin{gathered} \hline \text { BVC } \\ \text { r } \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \text { (d),y } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { EOR } \\ \text { (d) } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ (\mathrm{d}, \mathrm{~s}), \mathrm{y} \\ 7,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { MVN } \\ \text { xyc } \\ 7,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline \text { LSR } \\ \mathrm{d}, \mathrm{x} \\ 6,2 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { EOR } \\ \text { [d].y } \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{CLI} \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \text { a,y } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PHY } \\ \mathrm{s} \\ 3,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TCD } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{gathered} \hline \mathrm{JMP} \\ \mathrm{al} \\ 4,4 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \mathrm{a}, \mathrm{x} \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LSR } \\ \text { a,x } \\ 7,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { EOR } \\ \mathrm{al}, \mathrm{x} \\ 5,4 \\ \hline \end{gathered}$ | 5 |
| 6 | $\begin{gathered} \hline \text { RTS } \\ \mathrm{s} \\ 7,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ (\mathrm{d}, \mathrm{x}) \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PER } \\ \mathbf{s} \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ \text { d,s } \\ 4,2 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { STZ } \\ & \text { d } \\ & 3,2 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { ADC } \\ \mathrm{d} \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ROR } \\ \text { d } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ \text { [d] } \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PLA } \\ \mathrm{s} \\ 4,1 \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ROR } \\ \text { A } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { RTL } \\ \mathrm{s} \\ 6,1 \\ \hline \end{gathered}$ | JMP <br> (a) <br> 5,3 | $\begin{gathered} \hline \text { ADC } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ROR } \\ \text { a } \\ 6,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ \text { al } \\ 5,4 \\ \hline \end{gathered}$ | 6 |
| 7 | $\begin{gathered} \hline \text { BVS } \\ \text { r } \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \text { (d),y } \\ 5,2 \\ \hline \end{gathered}$ | ADC <br> (d) <br> 5,2 | $\begin{gathered} \text { ADC } \\ (\mathrm{d}, \mathrm{~s}), \mathrm{y} \\ 7,2 \end{gathered}$ | $\begin{gathered} \hline \text { STZ } \\ \text { d,x } \\ 4,2 \end{gathered}$ | $\begin{array}{r} \hline \text { ADC } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \end{array}$ | $\begin{gathered} \hline \text { ROR } \\ \mathrm{d}, \mathrm{x} \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ \text { [d],y } \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SEI } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{array}{r} \hline \text { ADC } \\ a, y \\ 4,3 \end{array}$ | $\begin{gathered} \hline \text { PLY } \\ \mathrm{s} \\ 4,1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TDC } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{gathered} \text { JMP } \\ (\mathrm{a}, \mathrm{x}) \\ 6,3 \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ \mathrm{a}, \mathrm{x} \\ 4,3 \end{gathered}$ | $\begin{gathered} \text { ROR } \\ \text { a,x } \\ 7,3 \end{gathered}$ | $\begin{gathered} \hline \text { ADC } \\ \mathrm{al}, \mathrm{x} \\ 5,4 \end{gathered}$ | 7 |
| 8 | $\begin{gathered} \hline \text { BRA } \\ r \\ 2,2 \end{gathered}$ | $\begin{aligned} & \hline \text { STA } \\ & (\mathrm{d}, \mathrm{x}) \\ & 6,2 \end{aligned}$ | $\begin{gathered} \hline \text { BRL } \\ \text { r } \\ 3,3 \end{gathered}$ | $\begin{gathered} \hline \text { STA } \\ \text { d,s } \\ 4,2 \end{gathered}$ | $\begin{gathered} \text { STY } \\ \text { d } \\ 3,2 \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { d } \\ 3,2 \end{gathered}$ | $\begin{gathered} \hline \text { STX } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STA } \\ \text { [d] } \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEY } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{gathered} \hline \text { BIT } \\ \# \\ 2,2 \end{gathered}$ | $\begin{gathered} \text { TXA } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PHB } \\ \mathrm{s} \\ 3,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STY } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STA } \\ \text { a } \\ 4,3 \end{gathered}$ | $\begin{gathered} \hline \text { STX } \\ \text { a } \\ 4,3 \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { al } \\ 5,4 \end{gathered}$ | 8 |
| 9 | $\begin{gathered} \hline \text { BCC } \\ \text { r } \\ 2,2 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { STA } \\ & \text { (d),y } \\ & 6,2 \\ & \hline \end{aligned}$ | STA <br> (d) <br> 5,2 | $\begin{gathered} \hline \text { STA } \\ (\mathrm{d}, \mathrm{~s}), \mathrm{y} \\ 7,2 \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { d,x } \\ & 4,2 \end{aligned}$ | $\begin{gathered} \hline \text { STA } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \end{gathered}$ | $\begin{array}{r} \hline \text { STX } \\ \mathrm{d}, \mathrm{y} \\ 4,2 \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { STA } \\ & \text { [d],y } \\ & 6,2 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { TYA } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{gathered} \hline \text { STA } \\ \text { a,y } \\ 5,3 \end{gathered}$ | $\begin{gathered} \text { TXS } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { TXY } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STZ } \\ \text { a } \\ 3,4 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STA } \\ a, x \\ 5,3 \end{gathered}$ | $\begin{gathered} \hline \text { STZ } \\ \mathrm{a}, \mathrm{x} \\ 5,3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { STA } \\ \mathrm{al,x} \\ 5,4 \\ \hline \end{gathered}$ | 9 |
| A | $\begin{gathered} \hline \text { LDY } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ (\mathrm{d}, \mathrm{x}) \\ 6,2 \end{gathered}$ | $\begin{gathered} \hline \text { LDX } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{LDA} \\ \mathrm{~d}, \mathrm{~s} \\ 4,2 \end{gathered}$ | $\begin{gathered} \text { LDY } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { d } \\ 3,2 \end{gathered}$ | $\begin{gathered} \text { LDX } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \text { [d] } \\ 6,2 \end{gathered}$ | $\begin{gathered} \hline \text { TAY } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \# \\ 2,2 \end{gathered}$ | $\begin{gathered} \hline \text { TAX } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PLB } \\ \mathrm{s} \\ 4,1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LDY } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { a } \\ 4.3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDX } \\ \mathrm{a} \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { al } \\ 5,4 \end{gathered}$ | A |
| B | $\begin{gathered} \hline \text { BCS } \\ \text { r } \\ 2.2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \text { (d),y } \\ 5,2 \\ \hline \end{gathered}$ | LDA <br> (d) <br> 5,2 | $\begin{gathered} \text { LDY } \\ (\mathrm{d}, \mathrm{~s}), \mathrm{y} \\ 7,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDY } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDX d,y } \\ \mathrm{d}, \mathrm{y} \\ 4,2 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { LDA } \\ & \text { [d],y } \\ & 6,2 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { CLV } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline \text { LDA } \\ \text { a,y } \\ 4,3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { TSX } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { TYX } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDY } \\ \text { a,x } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \mathrm{a}, \mathrm{x} \\ 4,3 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline \text { LDX } \\ \text { a,y } \\ 4,3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { LDA } \\ \mathrm{al}, \mathrm{x} \\ 5,4 \\ \hline \end{gathered}$ | B |
| C | $\begin{gathered} \hline \text { CPY } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ (\mathrm{d}, \mathrm{x}) \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { REP } \\ \# \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{CMP} \\ \mathrm{~d}, \mathrm{~s} \\ 4,2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { CPY } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \text { d } \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEC } \\ \text { d } \\ 5,2 \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \text { [d] } \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { INY } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEX } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { WAI } \\ \text { I } \\ 3,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CPY } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{CMP} \\ \mathrm{a} \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { DEC a } \\ 6,3 \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \text { al } \\ 5,4 \\ \hline \end{gathered}$ | C |
| D | $\begin{gathered} \hline \text { BNE } \\ \mathrm{r} \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \text { (d),y } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \text { (d) } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ (\mathrm{d}, \mathrm{~s}), \mathrm{y} \\ 7,2 \end{gathered}$ | $\begin{gathered} \hline \text { PEI } \\ \mathrm{s} \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline \text { DEC } \\ \mathrm{d}, \mathrm{x} \\ 6,2 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { CMP } \\ \text { [d],y } \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CLD } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ a, y \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{PHX} \\ \mathrm{~s} \\ 3,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { STP } \\ \text { i } \\ 3,1 \\ \hline \end{gathered}$ | JML <br> (a) <br> 6,3 | $\begin{gathered} \hline \text { CMP } \\ \mathrm{a}, \mathrm{x} \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { DEC } \\ \text { a,x } \\ 7,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { CMP } \\ \mathrm{al}, \mathrm{x} \\ 5,4 \\ \hline \end{gathered}$ | D |
| E | $\begin{gathered} \hline \text { CPX } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ (\mathrm{d}, \mathrm{x}) \\ 6,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SEP } \\ \# \\ 3,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ \text { d,s } \\ 4,2 \end{gathered}$ | $\begin{gathered} \mathrm{CPX} \\ \mathrm{~d} \\ 3,2 \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ \text { d } \\ 3,2 \end{gathered}$ | $\begin{gathered} \hline \text { INC } \\ \text { d } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline \text { SBC } \\ \text { [d] } \\ 6,2 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { INX } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ \# \\ 2,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { NOP } \\ \text { i } \\ 2,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { XBA } \\ \text { i } \\ 3,1 \end{gathered}$ | $\begin{gathered} \hline \mathrm{CPX} \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ \text { a } \\ 4,3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { a } \\ 6,3 \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ \text { al } \\ 5,4 \\ \hline \end{gathered}$ | E |
| F | $\begin{gathered} \hline \text { BEQ } \\ \mathrm{r} \\ 2,2 \\ \hline \end{gathered}$ | SBC (d),y <br> 5,2 | $\begin{gathered} \hline \text { SBC } \\ \text { (d) } \\ 5,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ (\mathrm{d}, \mathrm{~s}), \mathrm{y} \\ 7,2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { PEA } \\ \mathrm{s} \\ 5,3 \\ \hline \end{gathered}$ | $\begin{array}{r} \hline \text { SBC } \\ \mathrm{d}, \mathrm{x} \\ 4,2 \\ \hline \end{array}$ | $\begin{array}{r} \hline \text { INC } \\ d, x \\ 6,2 \end{array}$ | $\begin{aligned} & \hline \text { SBC } \\ & \text { [d],y } \\ & 6,2 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline \text { SED } \\ \text { i } \\ 2,1 \end{gathered}$ | $\begin{array}{r} \hline \text { SBC } \\ \text { a,y } \\ 4,3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { PLX } \\ \mathrm{s} \\ 4,1 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { XCE } \\ \mathrm{i}^{*} \\ 2,1 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { JSR } \\ & (\mathrm{a}, \mathrm{x}) \\ & 6,3 \\ & \hline \end{aligned}$ | $\begin{array}{r} \hline \text { SBC } \\ \mathrm{a}, \mathrm{x} \\ 4,3 \\ \hline \end{array}$ | $\begin{gathered} \hline \text { INC } \\ \mathrm{a}, \mathrm{x} \\ 7.3 \end{gathered}$ | $\begin{gathered} \hline \text { SBC } \\ \mathrm{al}, \mathrm{x} \\ 5,4 \\ \hline \end{gathered}$ | F |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |

|= new instruction
= Old instruction with new addressing modes

Table 5－5 Operation，Operation Codes，and Status Register

|  | Operation <br> Addressing Mode | Opcodes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Status Register |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 10 |
|  |  | $\cdots$ | ＜ | $\stackrel{\times}{\text { ¢ }}$ | $\stackrel{\text { ® }}{ }$ | ¢ | $\frac{\times}{\omega}$ | ๔ | $\stackrel{\times}{\times}$ | $\bigcirc$ | $\stackrel{0}{0}$ | $\stackrel{\times}{\square}$ | त | 〇 | 미 | 家 ${ }_{\text {co }}$ | $\begin{array}{\|l\|} \hline \bar{x} \\ \underline{i} \end{array}$ | $\stackrel{\text { 入 }}{\mathrm{O}}$ | 交 | － | － | ＝ | $\cdots$ | $\stackrel{0}{x}$ | \＃ | N | V | M | X | D | 1 | Z C |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | N | V | 1 | B | D | 1 | Z C |
| ADC <br> AND <br> ASL | $\begin{aligned} & A+M+C \rightarrow A \\ & A^{\wedge} M \rightarrow A \\ & C \leftarrow 15 / 7 \quad \ldots \quad 10 \leftarrow 0 \end{aligned}$ | 6D <br> 2D <br> 0E | OA | 7D <br> 3E <br> 1E | $\begin{aligned} & 79 \\ & 39 \end{aligned}$ | 6F <br> 2F | $\begin{aligned} & 7 \mathrm{~F} \\ & 3 \mathrm{~F} \end{aligned}$ | 17 |  | 65 <br> 25 <br> 06 | $\begin{aligned} & 63 \\ & 23 \end{aligned}$ | 75 <br> 36 <br> 16 |  | $\begin{aligned} & 72 \\ & 32 \end{aligned}$ | $\begin{aligned} & 67 \\ & 27 \end{aligned}$ | $\begin{aligned} & 73 \\ & 33 \end{aligned}$ | $\begin{aligned} & 61 \\ & 91 \end{aligned}$ | $\begin{aligned} & 71 \\ & 31 \end{aligned}$ | $\begin{aligned} & 77 \\ & 37 \end{aligned}$ |  |  |  |  |  | $\begin{array}{\|l} 69 \\ 29 \end{array}$ | N $N$ | V | ． | ． | ． | . . | $\begin{array}{ll} z & c \\ z & \cdot \\ z & c \end{array}$ |
| BCC <br> BCS <br> BEQ | Branch if $\mathrm{C}=0$ <br> Branch if $\mathrm{C}=1$ <br> Branch if $Z=1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 90 \\ & \text { B0 } \\ & \text { F0 } \end{aligned}$ |  |  |  |  | ． |  |  |  |  | ． |  |
| BIT <br> BMI <br> BNE | $A \wedge M($ Note 1） <br> Branch if $\mathrm{N}=0$ <br> Branch if $Z=0$ | 2 C |  | 3 C |  |  |  |  |  | 24 |  | 34 |  |  |  |  |  |  |  |  | $\begin{aligned} & 30 \\ & \text { D0 } \end{aligned}$ |  |  |  | 89 | M | M |  |  |  |  | z |
| BPL <br> BRA <br> BRK | Branch if $\mathrm{N}=0$ <br> Branch Always <br> Break（Note 2） |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 10 \\ & 80 \end{aligned}$ |  | 00 |  |  | － |  |  |  | $0$ | $1$ |  |
| BRL＊ <br> BVC <br> BVS | Branch Long Always <br> Branch if $\mathrm{V}=0$ <br> Branch if $\mathrm{V}=1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 50 \\ & 70 \end{aligned}$ | 82 |  |  |  | ． |  |  |  | . . | ． |  |
| $\begin{aligned} & \text { CLC } \\ & \mathrm{CLD} \\ & \mathrm{CLI} \end{aligned}$ | $\begin{aligned} & C \rightarrow 0 \\ & 0 \rightarrow D \\ & 0 \rightarrow 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 18 <br> D8 $58$ |  |  |  |  |  | ． |  |  |  | $0$ | $0$ | 0 |
| CLV <br> CMP <br> COP＊ | $\begin{aligned} & 0 \rightarrow V \\ & \text { A-M } \\ & \text { Co-Processor } \end{aligned}$ | CD |  | DD | D9 | CF | DF |  |  | C5 | C3 | D5 |  | D2 | C7 | D3 | C1 | D1 | D7 | B8 |  |  | 02 |  | C9 | N | $0$ |  | ． | 0 | 1 | z c |
| CPX <br> CPY <br> DEC | $\begin{aligned} & \text { X-M } \\ & \text { Y-M } \\ & \text { Decrement } \end{aligned}$ | EC <br> CC CE | 3A | DE |  |  |  |  |  | E4 <br> C4 <br> C6 |  | D6 |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { E0 } \\ & \text { C0 } \end{aligned}$ | N $N$ $N$ | ． |  | . . | . . | ． . | $\begin{array}{ll} z & c \\ z & c \\ z & . \end{array}$ |
| DEX <br> DEY <br> EOR | $\begin{aligned} & \mathrm{X}-1 \rightarrow \mathrm{~A} \\ & \mathrm{Y}-1 \rightarrow \mathrm{Y} \\ & \mathrm{Axv} \mathrm{M} \rightarrow \mathrm{~A} \end{aligned}$ | 4D |  | 5D | 59 | 4F | 5 F |  | 5D | 45 | 43 | 55 |  | 52 | 47 | 53 | 41 | 51 | 57 | CA 88 |  |  |  |  | 49 | N $N$ $N$ |  |  | ． | . . | ． . . | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ |
| INC <br> INX <br> INY | Increments $\begin{aligned} \mathrm{X}+1 & \rightarrow \mathrm{X} \\ \mathrm{Y}+1 & \rightarrow \mathrm{Y} \end{aligned}$ | EE | 1A | FE |  |  |  |  |  | E6 |  | F6 |  |  |  |  |  |  |  | $\begin{aligned} & \text { E8 } \\ & \text { C8 } \end{aligned}$ |  |  |  |  |  | N $N$ $N$ |  |  | ． | . . | . . | $\begin{aligned} & z \\ & z \\ & z \end{aligned}$ |
| JML＊ <br> JMP <br> JSL | Jump Long to new location <br> Jump to new location <br> Jump long to subroutine | 4 C |  |  |  | 5C $22$ |  | DC 6C | 7 C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ． |  |  |  | . . | . . |  |
| JSR | Jump to Subroutine $\mathrm{M} \rightarrow \mathrm{~A}$ | $\begin{aligned} & 20 \\ & \text { AD } \end{aligned}$ |  | BD | B9 | AF | BF |  | FC | A5 | A3 | B5 |  | B2 | A7 | B3 | A1 | B1 | B7 |  |  |  |  |  | A9 | N | $\cdot$ | $\cdots$ | ． | ． | ． | Z |

Table 5－5 continued

|  | Operation <br> Addressing Mode | OpCodes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Status Register |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 |  | 0 |
|  |  | $\cdots$ | ＜ | $\stackrel{\times}{\text { ¢ }}$ | त | $\bar{\sigma}$ | $\stackrel{\times}{\text { ¢ }}$ | ๔ | $$ | $\bigcirc$ | 8 | $\underset{\sim}{\times}$ | त | ® | 믄 | $\stackrel{2}{2}$ | $\begin{aligned} & \bar{x} \\ & 0 \\ & \hline \end{aligned}$ | 交 | $\begin{array}{\|l\|} \hline \underset{⿱ 一 𧰨 ⿻}{ } \\ \hline \end{array}$ | － | － | ＝ | $\infty$ | 䢒 | \＃ | N | V | M | X | D | 1 | Z | C |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | N | V | 1 | B | D | 1 | Z | C |
| $\begin{array}{\|l} \text { LDX } \\ \text { LDY } \\ \text { LSR } \end{array}$ | $\begin{aligned} & M \rightarrow X \\ & M \rightarrow Y \\ & 0 \rightarrow 15 / 7 \quad \ldots \quad \ldots \quad \rightarrow C \end{aligned}$ | AE <br> AC <br> 4E | 4A | $\begin{aligned} & \mathrm{BC} \\ & 5 \mathrm{E} \end{aligned}$ | BE |  |  |  |  | $\begin{aligned} & \text { A6 } \\ & \text { A4 } \\ & 46 \end{aligned}$ |  | $\begin{gathered} \mathrm{B} 4 \\ 56 \end{gathered}$ | B6 |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { A2 } \\ & \text { A0 } \end{aligned}$ | N $N$ | ． | ． | ． | . . |  | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ | c |
| MVN＊ <br> MVP＊ <br> NOP | M $\rightarrow$ M NEGATIVE <br> M $\rightarrow$ M POSITIVE <br> No Operation |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | EA |  |  |  | $54$ $44$ |  | . . | . . |  |  |  | ． |  |  |
| ORA <br> PEA＊ <br> PEI＊ | $\begin{aligned} & \text { A V M } \rightarrow \text { A } \\ & M p c+1, M p c+2 \rightarrow M s-1, M s \\ & S-2 \rightarrow S \\ & M(d), M(d+1) \rightarrow M s-1, M s \\ & S-2 \rightarrow S \end{aligned}$ | OD |  | 1D | 19 | OF | 1F |  |  | 05 | 03 | 15 |  | 12 | 07 | 13 | 01 | 11 | 17 |  |  |  | $\begin{aligned} & \text { F4 } \\ & \text { D4 } \end{aligned}$ |  | 09 | N | ． |  |  |  |  | z |  |
| $\begin{aligned} & \text { PER* } \\ & \text { PHA } \\ & \text { PHB } \end{aligned}$ | $\begin{aligned} & \text { Mpc+rl, Mpc+rl+1 } \rightarrow \text { Ms-1, } \\ & \text { Ms S-2 } \rightarrow \text { S } \\ & \mathrm{A} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \\ & \text { DBR } \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l} 62 \\ 48 \\ 8 B \end{array}$ |  |  | ． | ． |  |  |  | ． | ． | ． |
| $\begin{aligned} & \text { PHD* } \\ & \text { PHK* } \\ & \text { PHP } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \rightarrow \text { Ms, Ms-1, S-2 } \rightarrow \mathrm{S} \\ & \mathrm{PBR} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \\ & \mathrm{P} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 0 \mathrm{~B} \\ 4 \mathrm{~B} \\ 08 \\ \hline \end{array}$ |  |  | － | . . |  |  |  | . . |  | ． |
| $\begin{aligned} & \text { PHX } \\ & \text { PHY } \\ & \text { PLA } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \\ & \mathrm{Y} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \\ & \mathrm{~S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{~A} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { DA } \\ 5 \mathrm{~A} \\ 68 \\ \hline \end{array}$ |  |  | N | ． |  |  |  | ． | Z |  |
| $\begin{aligned} & \text { PLB* } \\ & \text { PLD* } \\ & \text { PLP } \end{aligned}$ | $\begin{aligned} & S+1 \rightarrow S, M s \rightarrow \text { DBR } \\ & S+2 \rightarrow S, M s-1, M s \\ & \rightarrow D \\ & S+1 \rightarrow S, M s \rightarrow P \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{AB} \\ 2 \mathrm{~B} \\ 28 \end{gathered}$ |  |  | N N N | V | M | X | D |  | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ | $\cdot$ $c$ |
| $\begin{aligned} & \text { PLX } \\ & \text { PLY } \\ & \text { REP* } \end{aligned}$ | $\begin{aligned} & \mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{X} \\ & \mathrm{~S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{Y} \\ & \mathrm{M}^{\wedge} \mathrm{P} \rightarrow \mathrm{P} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline F A \\ 7 A \end{array}$ |  | C2 | N $N$ $N$ | V | M | X | D | 1 | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ |  |
| ROL <br> ROR <br> RTI |  | $\begin{aligned} & 2 \mathrm{E} \\ & 6 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 2 \mathrm{~A} \\ & 6 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 3 \mathrm{E} \\ & 7 \mathrm{E} \end{aligned}$ |  |  |  |  |  | $\begin{array}{\|l\|} 26 \\ 66 \end{array}$ |  | $\begin{aligned} & 36 \\ & 76 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | 40 |  |  | N $N$ | V | M | X | D |  | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ | c $C$ $c$ |
| RTL＊ <br> RTS <br> SBC | Return from Sub． Long Return from Subroutine $A-M-(C) \rightarrow A$ | ED |  | FD | F9 |  | FF |  |  | E5 | E3 | F5 |  | F2 | E7 | F3 | E1 | F1 | F7 |  |  |  | $\begin{array}{\|c\|} \hline 6 B \\ 60 \end{array}$ |  | E9 | N |  |  |  | - | ． | Z | c |
| $\begin{aligned} & \text { SEC } \\ & \text { SED } \\ & \text { SEI } \end{aligned}$ | $\begin{aligned} & 1 \rightarrow C \\ & 1 \rightarrow D \\ & 1 \rightarrow 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline 38 \\ \text { F8 } \\ 78 \\ \hline \end{array}$ |  |  |  |  |  | $\cdot$ |  |  |  | 1 | 1 |  | 1 |
| $\begin{aligned} & \text { SEP* } \\ & \text { STA } \\ & \text { STP } \\ & \text { STX } \end{aligned}$ | $\begin{aligned} & \text { MVP } \rightarrow P \\ & A \rightarrow M \\ & \operatorname{STOP}(1 \rightarrow P H 12) \\ & X \rightarrow M \end{aligned}$ | 8D <br> 8E |  | 9D |  | 8F | 9F |  |  | 85 <br> 86 | 83 | 95 | 96 | 92 | 87 | 93 | 81 | 91 | 97 | D8 |  |  |  |  | E2 | N . | V | M | X | D | 1 . . | Z | $\begin{gathered} c \\ \cdot \\ \cdot \end{gathered}$ |

Table 5-5 continued


## Notes:

1) The following are the definitions of the operational symbols used:

+ ADD, ^ AND, xv Exclusive OR, * Multiply, ~ NOT, v OR, - Subtract

2) Bit immediate N and V flags not affected. When $\mathrm{M}=0, \mathrm{M}_{15} \rightarrow \mathrm{~N}$ and $\mathrm{M}_{14} \rightarrow \mathrm{~V}$.
3) Break Bit (B) in Status register indicates hardware or software break.
4)     * = New W65C816 instructions

Table 5-6 Addressing Mode Symbol Table

| Symbol | Addressing Mode | Symbol | Addressing Mode |
| :--- | :--- | :--- | :--- |
| $\#$ | immediate | $[d]$ | direct indirect long |
| A | accumulator | $[d], y$ | direct indirect long indexed |
| $r$ | program counter relative | a | absolute |
| $r l$ | program counter relative long | $\mathrm{a}, \mathrm{x}$ | absolute indexed with x |
| l | implied | $\mathrm{a}, \mathrm{y}$ | absolute indexed with y |
| s | stack | al | absolute long |
| d | direct | $\mathrm{al}, \mathrm{x}$ | absolute long indexed |
| $\mathrm{d}, \mathrm{x}$ | direct indexed with x | $\mathrm{d}, \mathrm{s}$ | stack relative |
| $\mathrm{d}, \mathrm{y}$ | direct indexed with y | (d,s),y | stack relative indirect indexed |
| $(\mathrm{d})$ | direct indirect | (a) | absolute indirect |
| $(\mathrm{d}, \mathrm{x})$ | direct indexed indirect | $(\mathrm{a}, \mathrm{x})$ | absolute indexed indirect |
| $(\mathrm{d}), \mathrm{y}$ | direct indirect indexed | xyc | block move |

Table 5-7 Instruction Operation (continued on following 6 pages)

| Address Mode | Note | $\begin{gathered} \hline \hline \mathrm{Cycl} \\ \mathrm{e} \end{gathered}$ | VPB | MLB | $\begin{aligned} & \hline \hline \text { VDA } \\ & (14) \\ & \hline \hline \end{aligned}$ | $\begin{aligned} & \hline \hline \text { VPA } \\ & (14) \\ & \hline \end{aligned}$ | Address Bus <br> (15) | Data Bus | RWB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1a. Absolute a <br> ADC, AND, BIT, CMP, CPX, CPY, EOR, <br> LDA, LDX LDY ORA, SBC, STA, STX, <br> STY, STZ, <br> 18 OpCodes, 3 bytes, $4 \& 5$ cycles | (1) | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 4 a \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | PBR,PC <br> PBR,PC+1 <br> PBR,PC+2 <br> DBR,AA <br> DBR,AA+1 | OpCode AAL AAH Data Low Data High | $\begin{aligned} & \hline \hline 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \end{aligned}$ |
| 1b. Absolute a JMP (4C) <br> 1 OpCode, 3 bytes, 3 cycles |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & \text { PBR,New PC } \\ & \hline \end{aligned}$ | OpCode New PCL New PCH OpCode | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| 1c. Absolute a JSR <br> 1 OpCode, 3 bytes, 6 cycles (different order from N6502) |  | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & \text { PBR,PC+2 } \\ & 0, \mathrm{~S} \\ & \text { 0,S-1 } \\ & \text { PBR,NEWPC } \end{aligned}$ | OpCode <br> New PCL <br> New PCH <br> 10 <br> PCH <br> PCL <br> Next <br> OpCode | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ |
| 1d. Absolute (R-M-W) a ASL, DEC, INC, LSR, ROL, ROR, TRB, TSB <br> 6 OpCodes, 3 bytes, $6 \& 8$ cycles | (1) $(3)(17)$ <br> (1) | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 a \\ & 5 \\ & 6 a \\ & 6 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | PBR,PC <br> PBR,PC+1 <br> PBR,PC+2 <br> DBR,AA <br> DBR,AA+1 <br> DBR,AA+1 <br> DBR,AA+1 <br> DBR,AA | OpCode AAL <br> AAH <br> Data Low <br> Data High <br> IO <br> Data High <br> Data Low | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ |
| ```2a. Absolute Indexed Indirect (a,x) JMP 1 OpCode, 3 bytes, 6 cycles``` |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR-PC+1 } \\ & \text { PBR-PC+2 } \\ & \text { PBR,PC+2 } \\ & \text { PBR,AA+X } \\ & \text { PBR,AA+X+1 } \\ & \text { PBR,NEW PC } \end{aligned}$ | OpCode <br> AAL <br> AAH <br> IO <br> New PCL <br> New PCH <br> OpCode | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |
| ```2b. Absolute Indexed Indirect (a,x) JSR 1 OpCode, 3 bytes, 8 cycles``` |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & 0, S \\ & 0, S-1 \\ & \text { PBR,PC+2 } \\ & \text { PBR,PC+2 } \\ & \text { PBR,AA+X } \\ & \text { PBR,AA+X+1 } \\ & \text { PBR,NEW PC } \end{aligned}$ | OpCode <br> AAL <br> PCH <br> PCL <br> AAH <br> IO <br> New PCL <br> New PCH <br> Next <br> OpCode | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| 3a. Absolute Indirect (a) JML <br> 1 OpCode, 3 bytes, 6 cycles |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & 0, A A \\ & 0, A A+1 \\ & 0, A A+2 \\ & \text { NEW PBR,PC } \end{aligned}$ | OpCode <br> AAL <br> AAH <br> New PCL <br> New PCH <br> New PBR <br> OpCode | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| $\begin{aligned} & \text { 3b. Absolute Indirect (a) } \\ & \text { JMP } \\ & 1 \text { OpCode, } 3 \text { bytes, } 5 \text { cycles } \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & 0, \mathrm{AA} \\ & 0, \mathrm{AA}+1 \\ & \text { PBR,NEW PC } \end{aligned}$ | OpCode <br> AAL <br> AAH <br> New PCL <br> New PCH <br> OpCode | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |

Table 5-7 (continued)

| Address Mode | Note | $\begin{gathered} \hline \hline \text { Cycl } \\ \mathrm{e} \end{gathered}$ | VPB | MLB | $\begin{aligned} & \hline \hline \text { VDA } \\ & (14) \end{aligned}$ | $\begin{aligned} & \hline \hline \text { VPA } \\ & (14) \end{aligned}$ | Address Bus (15) | Data Bus | RWB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4a. Absolute Long al ADC, AND, CMP, EOR, LDA, ORA, SBC, STA, 8 OpCodes, 4 bytes, $5 \& 6$ cycles | (1) | 1 2 3 4 5 5 $5 a$ | $\begin{aligned} & \hline \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & \text { PBR,PC+3 } \\ & \text { AAB,AA } \\ & \text { AAB,AA+1 } \\ & \hline \end{aligned}$ | OpCode <br> AAL <br> AAH <br> AAB <br> Data Low <br> Data High | $\begin{aligned} & \hline \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |
| 4b. Absolute Long (JUMP) al JMP <br> 1 OpCode, 4 bytes, 4 cycles |  | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | PBR,PC <br> PBR,PC+1 <br> PBR,PC+2 <br> PBR,PC+3 <br> New PBR,PC | OpCode <br> New PCL <br> New PCH <br> New BR <br> OpCode | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| 4c. Absolute Long (JUMP to Subroutine Long) al JSL <br> 1 OpCode, 4 bytes, 7 cycles |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & 0, \mathrm{~S} \\ & 0, \mathrm{~S} \\ & \text { PBR,PC+3 } \\ & 0, \mathrm{~S}-1 \\ & 0, \mathrm{~S}-2 \\ & \text { New PBR,PC } \end{aligned}$ | OpCode <br> New PCL <br> New PCH <br> PBR <br> IO <br> New PBR <br> PCH <br> PCL <br> Next OpCode | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ |
| 5. Absolute Long, X al, x ADC, AND, CMP, EOR, LDA, ORA, SBC, STA <br> 8 OpCodes, 4 bytes, 5 and 6 cycles | (1) | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 5 a \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | PBR,PC <br> PBR,PC+1 <br> PBR,PC+2 <br> PBR,PC+3 <br> $A A B, A A+X$ <br> $A A B, A A+X+1$ | OpCode AAL AAH AAB Data Low Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \end{aligned}$ |
| 6a Absolute, X a, x ADC, AND, BIT, CMP, EOR, LDA, LDY, ORA, SBC, STA, STA, STZ 12 OpCodes, 3 bytes, 4,5 and 6 cycles | (4) <br> (1) | 1 2 3 $3 a$ 4 $4 a$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & \text { DBR,AAH,AAL+XL } \\ & \text { DBR,AA+X } \\ & \text { DBR,AA+X+1 } \\ & \hline \end{aligned}$ | OpCode AAL AAH 10 Data Low Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |
| 6b Absolute, X(R-M-W) a,x ASL, DEC INC LSR ROL, ROR 6 OpCodes, 3 bytes, 7 and 9 cycles | (1) $(3)(17)$ <br> (1) | 1 1 2 3 4 5 $5 a$ 6 $7 a$ 7 | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & \text { DBR,AAH,AAL+XL } \\ & \text { DBR,AA+X } \\ & \text { DBR,AA+X+1 } \\ & \text { DBR,AA+X+1 } \\ & \text { DBR,AA+X+1 } \\ & \text { DBR,AA+X } \\ & \hline \end{aligned}$ | OpCode <br> AAL <br> AAH <br> IO <br> Data Low <br> Date High <br> IO <br> Data High <br> Data Low | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ |
| 7. Absolute, Y a,y <br> ADC, AND, CMP, EOR, LDA, LDX, ORA, SBC, STA <br> 9 OpCodes, 3 bytes, 4,5 and 6 cycles | (4) <br> (1) | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 3 \mathrm{a} \\ & 4 \\ & 4 \mathrm{a} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+2 } \\ & \text { DBR,AAH,AAL+YL } \\ & \text { DBR,AA+Y } \\ & \text { DBR,AA+Y+1 } \end{aligned}$ | OpCode <br> AAL <br> AAH <br> IO <br> Data Low <br> Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \end{aligned}$ |
| 8. Accumulator A ASL, DEC, INC, LSR, ROL, ROR 6 OpCodes, 1 byte, 2 cycles |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \end{aligned}$ | OpCode $10$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |

Table 5-7 (continued)


Table 5-7 (continued)

| Address Mode | Note | Cycle | VPB | MLB | $\begin{aligned} & \hline \hline \text { VDA } \\ & (14) \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \hline \text { VPA } \\ & (14) \\ & \hline \end{aligned}$ | Address Bus (15) | Data Bus | RWB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10a. Direct d <br> ADC AND BIT, CMP, CPX, CPY ,EOR, LDA, LDX, LDY, ORA, SBC, STA, STX, <br> STY, STZ <br> 16 OpCodes, 2 bytes, $3,4 \& 5$ cycles | (2) <br> (1) | $\begin{aligned} & \hline \hline 1 \\ & 2 \\ & 2 a \\ & 3 \\ & 3 \mathrm{a} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \hline 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & 0, \mathrm{D}+\mathrm{DO} \\ & 0, \mathrm{D}+\mathrm{DO}+1 \\ & \hline \end{aligned}$ | OpCode <br> DO <br> IO <br> Data Low <br> Data High | $\begin{aligned} & \hline \hline 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |
| 10b. Direct (R-M-W)d <br> ASL, DEC, INC, LSR, ROL, ROR, TRB, TSB, <br> 8 OpCodes, 2 bytes, 5,6,7 and 8 cycles | (2) <br> (1) (3),(17) <br> (1) | $\begin{aligned} & 1 \\ & 2 \\ & 2 a \\ & 3 \\ & 3 a \\ & 4 \\ & 5 a \\ & 5 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR, PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & \text { 0,D+DO } \\ & \text { 0,D+DO+1 } \\ & \text { 0,D+DO+1 } \\ & 0, \mathrm{D}+\mathrm{DO}+1 \\ & 0, \mathrm{D}+\mathrm{DO} \\ & \hline \end{aligned}$ | OpCode <br> DO <br> 10 <br> Data Low <br> Data High <br> IO <br> Data High <br> Data Low | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ |
| 11. Direct Indexed Indirect (d,x) ADC, AND, CMP, EOR, LDA, ORA, SBC, STA, <br> 8 OpCodes, 2 bytes, 6,7 and 8 cycles | (2) (1) | $\begin{aligned} & 1 \\ & 2 \\ & 2 \mathrm{a} \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 6 \mathrm{a} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & 0, \mathrm{D}+\mathrm{DO}+\mathrm{X} \\ & 0, \mathrm{D}+\mathrm{DO}+\mathrm{X}+1 \\ & \text { DBR,AA } \\ & \text { DBR,AA+1 } \\ & \hline \end{aligned}$ | OpCode <br> DO <br> IO <br> 10 <br> AAL <br> AAH <br> Data Low <br> Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |
| 12. Direct Indirect (d) <br> ADC, AND, CMP, EOR, LDA, ORA, SBC. STA, <br> 8 OpCodes 2 bytes, 5,6 and 7 cycles | (2) <br> (1) | $\begin{aligned} & \hline 1 \\ & 2 \\ & 2 a \\ & 3 \\ & 4 \\ & 5 \\ & 5 a \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & \text { 0,D+DO } \\ & \text { 0,D+DO+1 } \\ & \text { DBR,AA } \\ & \text { DBR,AA+1 } \end{aligned}$ | OpCode <br> DO <br> IO <br> AAL <br> AAH <br> Data Low <br> Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \end{aligned}$ |
| 13. Direct Indirect Indexed (d),y ADC, AND, CMP, EOR, LDA, ORA, SBC, STA <br> 8 OpCodes, 2 bytes, 5,6,7 and 8 cycles | (2) <br> (4) <br> (1) | $\begin{aligned} & 1 \\ & 2 \\ & 2 \mathrm{a} \\ & 3 \\ & 4 \\ & 4 \mathrm{a} \\ & 5 \\ & 5 \mathrm{a} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & \text { 0,D+DO } \\ & \text { 0,D+DO+1 } \\ & \text { DBR,AAH.AAL+YL } \\ & \text { DBR,AA+Y } \\ & \text { DBR,AA+Y+1 } \\ & \hline \end{aligned}$ | OpCode <br> DO <br> IO <br> AAL <br> AAH <br> IO <br> Data Low <br> Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \end{aligned}$ |
| 14. Direct Indirect Indexed Long [d],y ADC, AND, CMP, EOR, LDA, ORA, SBC, STA 8 OpCodes, 2 bytes, 6,7 and 8 cycles | (2) (1) | $\begin{aligned} & \hline 1 \\ & 2 \\ & 2 \mathrm{a} \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 6 \mathrm{a} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & 0, \mathrm{D}+\mathrm{DO} \\ & 0, \mathrm{D}+\mathrm{DO}+1 \\ & 0, \mathrm{D}+\mathrm{DO}+2 \\ & \mathrm{AAB}, \mathrm{AA}+\mathrm{Y} \\ & \mathrm{AAB}, \mathrm{AA}+\mathrm{Y}+1 \\ & \hline \end{aligned}$ | OpCode <br> DO <br> 10 <br> AAL <br> AAH <br> AAB <br> Data Low <br> Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \\ & \hline \end{aligned}$ |
| 15. Direct Indirect Long [d] ADC, AND, CMP, EOR, LDA, ORA, SBC, STA <br> 8 OpCodes, 2 bytes, 6,7 and 8 cycles | (2) <br> (1) | $\begin{aligned} & \hline 1 \\ & 2 \\ & 2 a \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 6 a \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \\ & \text { PBR,PC+1 } \\ & \text { 0,D+DO } \\ & \text { 0,D+DO+1 } \\ & \text { O,D+DO+2 } \\ & \text { AAB,AA } \\ & \text { AAB,AA+1 } \end{aligned}$ | OpCode <br> DO <br> IO <br> AAL <br> AAH <br> AAB <br> Data Low <br> Data High | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 / 0 \\ & 1 / 0 \end{aligned}$ |

Table 5-7 (continued)

| Address Mode | Note | Cycle | VPB | MLB | $\begin{aligned} & \hline \hline \text { VDA } \\ & (14) \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \hline \text { VPA } \\ & (14) \\ & \hline \end{aligned}$ | Address Bus <br> (15) | Data Bus | RWB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16a. Direct, X d, x | $(2)$(1) | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
| ADC, AND, BIT, CMP, EOR, LDA |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | DO | 1 |
| LDY, ORA, SBC, STA, STY, STZ, |  | 2a | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
| 12 OpCodes, 2 bytes, 4,5,and 6 |  | 3 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
| cycles |  | 4 | 1 | 1 | 1 | 0 | 0,D+DO+X | Data Low | 1/0 |
|  |  | 4a | 1 | 1 | 1 | 0 | 0, $\mathrm{D}+\mathrm{DO}+\mathrm{X}+1$ | Data High | 1/0 |
| 16b. Direct, X (R-M-W) d, x ASL, DEC, INC, LSR, ROL, ROR, 6 OpCodes, 2 bytes, $6,7,8$ and 9 cycles | (2) | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | DO | 1 |
|  |  | 2a | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 3 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 4 | 1 | 0 | 1 | 0 | 0,D+DO+X | Data Low | 1 |
|  | (1) | 4a | 1 | 0 | 1 | 0 | $0, \mathrm{D}+\mathrm{DO}+\mathrm{X}+1$ | Data High | 1 |
|  | (3),(17 | 5 | 1 | 0 | 0 | 0 | 0, $\mathrm{D}+\mathrm{DO}+\mathrm{X}+1$ | 10 | 1 |
|  |  | 6a | 1 | 0 | 1 | 0 | 0, $\mathrm{D}+\mathrm{DO}+\mathrm{X}+1$ | Data High | 0 |
|  | (1) | 6 | 1 | 0 | 1 | 0 | 0,D+DO+X | Data Low | 0 |
| 17. Direct, Y d,y LDX, STX <br> 2 OpCodes, 2 bytes, 4,5 and 6 cycles | (2) | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | DO | 1 |
|  |  | 2a | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 3 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 4 | 1 | 1 | 1 | 0 | 0,D+DO+Y | Data Low | 1/0 |
|  | (1) | 4a | 1 | 1 | 1 | 0 | 0, $\mathrm{D}+\mathrm{DO}+\mathrm{Y}+1$ | Data High | 1/0 |
| 18.Immediate \# | (1)(6) | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
| ADC, AND, BIT, CMP, CPX, CPY, |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | IDL | 1 |
| EOR, LDA, LDX, LDY, ORA, REP, |  | 2a | 1 | 1 | 0 | 1 | PBR, PC+2 | IDH | 1 |
| SEC, SEP <br> 14 OpCodes, 2 and 3 bytes, 2 and 3 cycles |  |  |  |  |  |  |  |  |  |
| 19a. Implied i <br> CLC, CLD, CLI, CLV, DEX, DEY, <br> INX, INY, NOP, SEC, SED, SEI, <br> TAX, TAY, TCD, TCS, TDC, TSC, <br> TSX, TXA, TXS, TXY, TYA, TYX, <br> XCE <br> 25 OpCodes, 1 byte, 2 cycles |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 11 | 10 | 10 | $\begin{aligned} & \hline \text { PBR,PC } \\ & \text { PBR,PC+1 } \end{aligned}$ | OpCode IO | 11 |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| ```19b. Implied i XBA 1 OpCode, 1 byte, 3 cycles``` |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 3 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
| 19c. Stop the ClockSTP |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
| 1 OpCode  <br> 1 byte RESB $=1$ <br> 3 cycles RESB $=0$ <br>  RESB $=0$ <br>  RESB $=1$ |  | 3 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 1c | 1 | 1 | 0 | 0 | PBR,PC+1 | RES (BRK) | 1 |
|  |  | 1b | 1 | 1 | 0 | 0 | PBR,PC+1 | RES (BRK) | 1 |
|  |  | 1a | 1 | 1 | 0 | 0 | PBR, PC+1 | RES (BRK) | 1 |
|  |  | 1 | 1 | 1 | 1 | 1 | PBR, PC+1 | BEGIN | 1 |
| (See 22a. Stack Hardware Interrupt) |  |  |  |  |  |  |  |  |  |
| 19d. Wait for Interrupt | RDY $=1$ (9) $\mathrm{RDY}=1$ | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
| WAI | $\begin{aligned} & \text { (9) } \\ & \text { RDV }=1 \\ & \text { R }=0\end{aligned}$ | 2 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
| 1 OpCode, 1 byte | RDY=1 | 3 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
| 3 cycles IRQB, NMIB |  | 1 | 1 | 1 | 1 | 1 | PBR, PC+1 | IRQ(BRK) | 1 |

Table 5-7 (continued)

| Address Mode | Note | Cycle | VPB | MLB | $\begin{aligned} & \hline \hline \text { VDA } \\ & (14) \end{aligned}$ | VPA <br> (14) | Address Bus <br> (15) | Data Bus | RWB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20. Relative r <br> BCC, BCS, BEQ, BMI, BNE, BPL, BRA, BVC,BVS <br> 9 OpCodes, 2 bytes, 2,3 and 4 cycles |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | Offset | 1 |
|  | (5) | 2a | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  | (6) | 2b | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 1 | 1 | 1 | 1 | 1 | PBR, PC+Offset | OpCode | 1 |
| 21. Relative Long rl BRL <br> 1 OpCode, 3 bytes, 4 cycles |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | Offset Low | 1 |
|  |  | 3 | 1 | 1 | 0 | 1 | PBR, PC+2 | Offset High | 1 |
|  |  | 4 | 1 | 1 | 0 | 0 | PBR, PC+2 | 10 | 1 |
|  |  | 1 | 1 | 1 | 1 | 1 | PBR, PC+Offset | OpCode | 1 |
| 22a. Stack s <br> ABORT, IRQ, NMI, RES <br> 4 hardware interrupts 0 bytes, 7 and 8 cycles | (3) | 1 | 1 | 1 | 1 | 1 | PBR,PC | 10 | 1 |
|  | (7) | 2 | 1 | 1 | 0 | 0 | PBR,PC | 10 | 1 |
|  | (10) | 3 | 1 | 1 | 1 | 0 | 0,S | PBR | 0 |
|  | (10) | 4 | 1 | 1 | 1 | 0 | 0,S-1 | PCH | 0 |
|  | (10) | 5 | 1 | 1 | 1 | 0 | 0,S-2 | PCL | 0 |
|  | (11) | 6 | 1 | 1 | 1 | 0 | 0.S-3 | P | 0 |
|  |  | 7 | 0 | 1 | 1 | 0 | 0,VA | AAVL | 1 |
|  |  | 8 | 0 | 1 | 1 | 0 | 0,VA+1 | AAVH | 1 |
|  |  | 1 | 1 | 1 | 1 | 1 | 0,AAV | Next OpCode | 1 |
| 22b. Stack s <br> PLA, PLB, PLD, PLP, PLX, PLY <br> Different than N6502 <br> 6 Op Codes, 1 byte, 4 and 5 cycles |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 3 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 4 | 1 | 1 | 1 | 0 | 0, S+1 | REG Low | 1 |
|  | (1) | 4a | 1 | 1 | 1 | 0 | 0, $\mathrm{S}+2$ | REG High | 1 |
| 22c. Stack s <br> PHA, PHB PHP, PHD, PHK, PHX, PHY <br> 7 Op Codes, 1 byte, 3 and 4 cycles |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  | (1) | 2 | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  | (12) | 3 a | 1 | 1 | 1 | 0 | 0,S | REG High | 1 |
|  |  | 3 | 1 | 1 | 1 | 0 | 0,S-1 | REG Low | 1 |
| ```22d. Stack s PEA 1 Op Code, 3 bytes, }5\mathrm{ cycles``` |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | AAL | 1 |
|  |  | 3 | 1 | 1 | 0 | 1 | PBR, PC+2 | AAH | 1 |
|  |  | 4 | 1 | 1 | 1 | 0 | 0,S | AAH | 0 |
|  |  | 5 | 1 | 1 | 1 | 0 | 0,S-1 | AAL | 0 |
| 22e. Stack s <br> PEI <br> 1 Op Code, 2 bytes, 6 and 7 cycles |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | DO | 1 |
|  | (2) | 2a | 1 | 1 | 0 | 0 | PBR, PC+1 | 10 | 1 |
|  |  | 3 | 1 | 1 | 1 | 0 | 0,D+DO | AAL | 1 |
|  |  | 4 | 1 | 1 | 1 | 0 | 0,D+DO+1 | AAH | 1 |
|  |  | 5 | 1 | 1 | 1 | 0 | 0,S | AAH | 0 |
|  |  | 6 | 1 | 1 | 1 | 0 | 0,S-1 | AAL | 0 |
| 22f. Stack s <br> PER <br> 1 Op Code, 3 bytes, 6 cycles |  | 1 | 1 | 1 | 1 | 1 | PBR,PC | OpCode | 1 |
|  |  | 2 | 1 | 1 | 0 | 1 | PBR, PC+1 | Offset Low | 1 |
|  |  | 3 | 1 | 1 | 0 | 1 | PBR, PC+2 | Offset High | 1 |
|  |  | 4 | 1 | 1 | 0 | 0 | PBR, PC+2 | 10 | 1 |
|  |  | 5 | 1 | 1 | 1 | 0 | 0,S | PCH+Offset+Carry | 0 |
|  |  | 6 | 1 | 1 | 1 | 0 | 0,S-1 | PCL+Offset | 0 |

Table 5-7 (continued)


Notes: Be aware that notes \#4-7, 9 and 10 apply to the W65C02S and W65C816S. All other notes apply to the W65C816S only.

1. Add 1 byte (for immediate only) for $M=0$ or $X=0$ (i.e. 16 -bit data), add 1 cycle for $M=0$ or $X=0$. REP, SEP are always 3 cycle instructions and VPA is low during the third cycle. The address bus is PC+1 during the third cycle.
2. Add 1 cycle for direct register low (DL) not equal 0 .
3. Special case for aborting instruction. This is the last cycle which may be aborted or the Status, PBR or DBRregisters will be updated.
4. Add 1 cycle for indexing across page boundaries, or write, or $X=0$. When $X=1$ or in the emulation mode, this cycle contains invalid addresses.
5. Add 1 cycle if branch is taken.
6. Add 1 cycle if branch is taken across page boundaries in 6502 emulation mode $(E=1)$.
7. Subtract 1 cycle for 6502 emulation mode ( $E=1$ ).
8. Add 1 cycle for REP, SEP.
9. Wait at cycle 2 for 2 cycles after NMIB or IRQB active input.
10. RWB remains high during Reset.
11. BRK bit 4 equals " 0 " in Emulation mode.
12. PHP and PLP.
13. Some OpCodes shown are compatible only with the W65C816S.
14. VDA and VPA are not valid outputs on the W65C02S but are valid on the W65C816S. The two signals, VDA and VPA, are included to point out the upward compatibility to the W65C816S. When VDA and VPA are both a one level, this is equivalent to SYNC being a one level.
15. The PBR is only applicable to the W65C816S.
16. COP Latches.
17. In the emulation mode, during a R-M-W instruction the RWB is low during both write and modify cycles.


Figure 5-1 Bank Address Latching Circuit

## 6 RECOMMENDED W65C816S ASSEMBLER SYNTAX STANDARDS

### 6.1 Directives

Assembler directives are those parts of the assembly language source program which give directions to the assembler; this includes the definition of data area and constants within a program. This standard excludes any definitions of assembler directives.

### 6.2 Comments

An assembler should provide a way to use any line of the source program as a comment. The recommended way of doing this is to treat any blank line, or any line that starts with a semi-colon or an asterisk as a comment. Other special characters may be used as well.

### 6.3 The Source Line

Any line which causes the generation of a single W65C816S machine language instruction should be divided into four fields: a label field, the operation code, the operand, the comment field.

### 6.3.1 The Label Field

The label field begins in column one of the line. A label must start with an alphabetic character, and may be followed by zero or more alphanumeric characters. An assembler may define an upper limit on the number of characters that can be in a label, so long as that upper limit is greater than or equal to six characters. An assembler may limit the alphabetic characters to upper-case characters if desired. If lower-case characters are allowed, they should be treated as identical to their upper-case equivalents. Other characters may be allowed in the label, so long as their use does not conflict with the coding of operand fields.

### 6.3.2 The Operation Code Field

The operation code shall consist of a three character sequence (mnemonic) from Table 7-1. It shall start no sooner than column 2 of the line, or one space after the label if a label is coded.
6.3.2.1 Many of the operation codes in Table 6-1 have duplicate mnemonics; when two or more machine language instruction has the same mnemonic, the assembler resolves the difference based on the operand.
6.3.2.2 If an assembler allows lower-case letters in labels, it must also allow lower-case letters in the mnemonic. When lower-case letters are used in the mnemonic, they shall be treated as equivalent to the upper-case counterpart. Thus, the mnemonics LDA, Ida and LdA must all be recognized, and are equivalent.
6.3.2.3 In addition to the mnemonics shown in Table 7-1, an assembler may provide the alternate mnemonics shown in Table 7-1.

Table 6-1 Alternate Mnemonics

| WDC <br> Standard | Alias |
| :--- | :--- |
| BCC | BLT |
| BCS | BGE |
| CMP A | CMA |
| DEC A | DEA |
| INC A | INA |
| JSL | JSR |
| JML | JMP |
| TCD | TAD |
| TCS | TAS |
| TDC | TDA |
| TSC | TSA |
| XBA | SWA |

6.3.2.4 JSL should be recognized as equivalent to JSR when it is specified with a long absolute address forced. JML is equivalent to JMP with long addressing forced.

### 6.3.3 The Operand Field

The operand field may start no sooner than one space after the operation code field. The assembler must be capable of at least twenty-four bit address calculations. The assembler should be capable of specifying addresses as labels, integer constants, and hexadecimal constants. The assembler must allow addition and subtraction in the operand field. Labels shall be recognized by the fact they start with alphabetic characters. Decimal numbers shall be recognized as containing only the decimal digits $0 \ldots .$. . Hexadecimal constants shall be recognized by prefixing the constant with a " $\$$ " character, followed by zero or more of either the decimal digits or the hexadecimal digits "A"..."F". If lower-case letters are allowed in the label field, then they shall also be allowed as hexadecimal digits.
6.3.3.1 All constants, no matter what their format, shall provide at least enough precision to specify all values that can be represented by a twenty-four bit signed or unsigned integer represented in two's complement notation.
6.3.3.2 Table 7-2 shows the operand formats that shall be recognized by the assembler. bol $\mathbf{d}$ is a label or value which the assembler can recognize as being less than $\$ 100$. The symbol $\mathbf{a}$ is a label or value which the assembler can recognize as greater than \$FF but less than $\$ 10000$; the symbol al is a label or value that the assembler can recognize as being greater than \$FFF. The symbol EXT is a label which cannot be located by the assembler at the time the instruction is assembled. Unless instructed otherwise, an assembler shall assume that EXT labels are two bytes long. The symbols $\mathbf{r}$ and $\mathbf{r l}$ are 8 and 16-bit signed displacements calculated by the assembler.

Table 6-2 Address Mode Formats

| Addressing Mode | Format | Addressing Mode | Format |
| :---: | :---: | :---: | :---: |
| Immediate | \#d | Absolute Indexed by $Y$ | !d,y |
|  | \#a |  | d, y |
|  | \#al |  | a,y |
|  | \#EXT |  | !a,y |
|  | \#<d |  | !al, y |
|  | \#<a |  | !EXT, y |
|  | \#<al |  | EXT, y |
|  | \#<EXT | Absolute Long Indexed by X | >d, x |
|  | \#>d |  | >a, x |
|  | \#>a |  | >al, x |
|  | \#>al |  | al,x |
|  | \#>EXT |  | >EXT, x |
|  | \#^d | Program Counter Relative and Program Counter Relative Long | d |
|  | \#^a |  | a |
|  | \#^al |  |  |
|  | \#^EXT |  | (EXT) |
| Absolute | !d | Absolute Indirect | (d) |
|  | !a |  | (!d) |
|  | a |  | (a) |
|  | !al |  | (!a) |
|  | !EXT |  | (!al) |
|  | EXT |  | EXT |
| Absolute Long | >d | Direct Indirect | (d) |
|  | >a |  | (<a) |
|  | >al |  | (<al) |
|  | al |  | (<EXT) |
|  | >EXT | Direct Indirect Long | [d] |
| Direct Page | d |  | [>a] |
|  | <d |  | [>al] |
|  | <a |  | [>EXT] |
|  | <al | Absolute Indexed | (d, x ) |
|  | <EXT |  | (!d, x) |
| Accumulator | A |  | ( $\mathrm{a}, \mathrm{x}$ ) |
| Implied Addressing | (no operand) |  | (!a, ${ }^{\text {a }}$ ) |
| Direct Indirect Indexed | (d), y |  | (!al, ${ }^{\text {a }}$ |
|  | (<d, y) |  | (EXT, x ) |
|  | (<a), y |  | (!EXT, x) |
|  | (<al),y | Stack Addressing | (no operand) |
|  | (<EXT), y |  |  |
| Direct Indirect | [d], y | Stack Relative | ( $\mathrm{d}, \mathrm{s}$ ), y |
| Indexed Long | [<d],y | Indirect Indexed | (<d,s), y |
|  | [<a], y |  | (<a,s), y |
|  | [<al],y |  | (<al, s), y |
|  | [<EXT],y |  | (<EXT,s), y |
| Direct Indexed | ( $\mathrm{d}, \mathrm{x}$ ) | Block Move | d, d |
| Indirect | (<d, x ) |  | d,a |
|  | (<a, x ) |  | d,al |
|  | (<al, x ) |  | d,EXT |
|  | (<EXT, x) |  | a,d |
| Direct Indexed by X | d, x |  | a,a |
|  | <d, x |  | a,al |
|  | <a, x |  | a,EXT |
|  | <al, x |  | al,d |
|  | <EXT, x |  | al,a |
| Direct Indexed by $Y$ | d,y |  | al,al |
|  | <d, y |  | al,EXT |
|  | <a, y |  | EXT, d |
|  | <al, y |  | EXT, a |
|  | <EXT, y |  | EXT,al |
| Absolute Indexed by X | d, x |  | EXT,EXT |
|  | !d, x |  |  |
|  | a, x |  |  |
|  | !a, ${ }^{\text {a }}$ |  |  |
|  | !al,x |  |  |
|  | !EXT, x |  |  |
|  | EXT, x |  |  |

Note: The alternate ! (exclamation point) is used in place of the \| (vertical bar).
6.3.3.3 Note that the operand does not determine whether or not immediate address loads one or two bytes, this is determined by the setting of the status register. This forces the requirement for a directive or directives that tell the assembler to generate one or two bytes of space for immediate loads. The directives provided shall allow separate settings for the accumulator and index registers.
6.3.3.4 The assembler shall use the <, >, and ^ characters after the \# character in immediate address to specify which byte or bytes will be selected from the value of the operand. Any calculations in the operand must be performed before the byte selection takes place. Table 7-3 defines the action taken by each operand by showing the effect of the operator on an address. The column that shows a two byte immediate value show the bytes in the order in which they appear in memory. The coding of the operand is for an assembler which uses 32-bit address calculations, showing the way that the address should be reduced to a 24 -bit value.

Table 6-3 Byte Selection Operator

| Operand | One Byte <br> Result | Two Byte <br> Result |  |
| :--- | :---: | :---: | :---: |
| $\# \$ 01020304$ | 04 | 04 | 03 |
| $\#<\$ 01020304$ | 04 | 04 | 03 |
| $\#>\$ 01020304$ | 03 | 03 | 02 |
| $\#^{\wedge} \$ 01020304$ | 02 | 02 | 01 |

6.3.3.5 In any location in an operand where an address, or expression resulting in an address, can be coded, the assembler shall recognize the prefix characters <, |, and >, which force one byte (direct page), two byte (absolute) or three byte (long absolute) addressing. In cases where the addressing modes is not forced, the assembler shall assume that the address is two bytes unless the assembler is able to determine the type of addressing required by context, in which case that addressing mode will be used. Addresses shall be truncated without error in an addressing mode is forced which does not require the entire value of the address. For example, LDA \$0203 and LDA |\$010203 are completely equivalent. If the addressing mode is not forced, and the type of addressing cannot be determined from context, the assembler shall assume that a two byte address is to be used. If an instruction does not have a short addressing mode (as in LDA < which has no direct page indexed by Y ) and a short address is used in the operand, the assembler shall automatically extend the address by padding the most significant bytes with zeroes in order to extend the address to the length needed. As with immediate address, any expression evaluation shall take place before the address is selected; thus, the address selection character is only used once, before the address of expression.
6.3.3.6 The (!) exclamation point character should be supported as an alternative to the | (vertical bar).
6.3.3.7 A long indirect address is indicated in the operand field of an instruction field of an instruction by surrounding the direct page address where the indirect address is found by square brackets; direct page addresses which contain 16 -bit addresses are indicated by being surrounded by parentheses.

### 6.3.4 Comment Field

The comment field may start no sooner than one space after the operation code field or operand field depending on instruction type.

## 7 Caveats

Table 7-1 Caveats

| Compatibility Issue | NMOS 6502 | W65C02 | W65C02S | W65C816S |
| :---: | :---: | :---: | :---: | :---: |
| S (Stack) | Always Page 1, 8 bits | Always Page 1, 8 bits | Always page 1, 8 bits | Always page 18 bits when( $E=1$ ), 16 bits when $\mathrm{E}=0$ |
| X (X Index Reg) | Always Page 0 Always less than 256 ie 8 Bits | Always Page 0 Always less than 256 ie 8 Bits | Always Page 0 Always less than 256 ie 8 Bits | Indexed page zero always in page 0 ( $\mathrm{E}=1$ ), Cross page ( $\mathrm{E}=0$ ) |
| Y (Y Index Reg) | Always Page 0 Always less than 256 ie 8 Bits | Always Page 0 Always less than 256 ie 8 Bits | Always Page 0 Always less than 256 ie 8 Bits | Indexed page zero always in page 0 ( $\mathrm{E}=1$ ), Cross page ( $\mathrm{E}=0$ ) |
| A (Accumulator) | 8 bits | 8 bits | 8 bits | $\begin{aligned} & 8 \text { bits }(M=1), 16 \text { bits } \\ & (M=0) \end{aligned}$ |
| (Flag Reg) | $\mathrm{N}, \mathrm{V}$ and Z flags invalid in decimal mode. <br> $D=u n k n o w n \quad$ after reset. D not modified after interrupt | $\mathrm{N}, \mathrm{V}$ and Z flags valid in decimal mode. $D=0$ after reset/interrupt | $\mathrm{N}, \mathrm{V}$ and Z flags valid in decimal mode. $\mathrm{D}=0$ after resetinterrupt | $\mathrm{N}, \mathrm{V}$ and Z flags valid in decimal mode. $\mathrm{D}=0$ after reset/interrupt |
| Timing <br> A.ABS,X,ASL,LSR, <br> ROL <br> with no Page <br> Crossing <br> B. Jump Indirect <br> Operand $=$ XXFF <br> C. Branch Across Page <br> D. Decimal Mode | $\begin{array}{ll} 7 \text { cycles } & \\ 5 & \text { cycles and } \\ \text { invalid } & \text { page } \\ \text { crossing } & \\ 4 \text { 4ycles } & \\ \text { No add. cycles } \end{array}$ | 6 cycles <br> 6 cycles <br> 4 cycles <br> Add 1 cycle | 6 cycles <br> 6 cycles <br> 4 cycles <br> Add 1 Cycle | 7 cycles <br> 5 cycles <br> 4 cycles <br> No add. cycles |
| BRK Vector | FFFE,F BRK bit=0 on stack if $\operatorname{RRQ}$, NMI | FFFE,F BRK bit=0 on stack if $\operatorname{IRQ}$, NMI | FFFE,F BRK bit=0 on stack if IRQ, NMI | $\begin{aligned} & \hline \text { O0FFFE,F(E=1) BRK } \\ & \text { bit=0 on stack } \\ & \text { NMIB, ABORTB } \\ & \text { IRQ- } \\ & \text { OOOFFE } 6 \text {, }(E=0), \mathrm{X}=\mathrm{X} \text { on } \\ & \text { stack always } \end{aligned}$ |
| Interrupt or Break Bank Address | Not available | Not available | Not available | PBR not pushed ( $\mathrm{E}=1$ ) RTI, PBR, not pulled ( $\mathrm{E}-1$ ) PRB pushed ( $\mathrm{E}=0$ ) RTI, PBR pulled ( $\mathrm{E}=0$ ) |
| Memory Lock (ML) | Not available | MLB=0 during Modify and Write cycles | MLB=0 during Modify and Write cycles | MLB=0 during Read Modify and Write cycles |
| Indexed Across Page Boundary (d), y a, x a,y | Extra read of invalid address | Extra read of last instruction fetch | Extra read of last instruction fetch | Extra read of invalid address |
| RDY Pulled during Write Cycle | Ignored | Processor stops | Processor stops | Processor Stops |

### 7.1 Stack Addressing

When in the Native mode, the Stack may use memory locations 000000 to 00FFFF. The effective address of Stack, Stack Relative, and Stack Relative Indirect Indexed addressing modes will always be within this range. In the Emulation mode, the Stack address range is 000100 to 0001FF. The following opcodes and addressing modes will increment or decrement beyond this range when accessing two or three bytes: JSL, JSR ( $a, x$ ), PEA, PEI, PER, PHD, PLD, RTL

### 7.2 Direct Addressing

7.2.1 The Direct Addressing modes are often used to access memory registers and pointers. The effective address generated by Direct; Direct, X and Direct, Y addressing modes will always be in the Native mode range 000000 to 00FFFF. When in the Emulation mode, the direct addressing range is 000000 to 0000 FF , except for [Direct] and [Direct], Y addressing modes and the PEI instruction which will increment from 0000FE or 0000FF into the Stack area.
7.2.2 When in the Emulation mode and DH is not equal to zero, the direct addressing range is 00DH00 to 00DHFF, except for [Direct] and [Direct], Y addressing modes and the PEl instruction which will increment from 00DHFE or 00DHFF into the next higher page.
7.2.3 When in the Emulation mode and DL in not equal to zero, the direct addressing range is 000000 to 00FFFF.

### 7.3 Absolute Indexed Addressing

The Absolute Indexed addressing modes are used to address data outside the direct addressing range. The W65C02S addressing range is 0000 to FFFF. Indexing from page FFXX may result in a 00YY data fetch when using the W65C02S. In contrast, indexing from page ZZFFXX may result in ZZ+1,00YY when using the W65C816S.

### 7.4 ABORTB Input

7.4.1 ABORTB should be held low for a period not to exceed one cycle. Also, if ABORTB is held low during the Abort Interrupt sequence, the Abort Interrupt will be aborted. It is not recommended to abort the Abort Interrupt. The ABORTB internal latch is cleared during the second cycle of the Abort Interrupt. Asserting the ABORTB input after the following instruction cycles will cause registers to be modified:
7.4.1.1 Read-Modify-Write: Processor status modified if ABORTB is asserted after a modify cycle.
7.4.1.2 RTI: Processor status modified if ABORTB is asserted after cycle 3.
7.4.1.3 IRQB, NMIB, ABORTB BRK, COP: When ABORTB is asserted after cycle 2, PBR and DBR will become 00 (Emulation mode) or PBR will become 00 (Native mode).
7.4.2 The ABORT Interrupt has been designed for virtual memory systems. For this reason, asynchronous ABORTB's may cause undesirable results due to the above conditions

### 7.5 VDA and VPA Valid Memory Address Output Signals

When VDA or VPA are high and during all write cycles, the Address Bus is always valid. VDA and VPA should be used to qualify all memory cycles. Note that when VDA and VPA are both low, invalid addresses may be generated. The Page and Bank addresses could also be invalid. This will be due to low byte addition only. The cycle when only low byte addition occurs is an optional cycle for instructions which read memory when the Index Register consists of 8 bits. This optional cycle becomes a standard cycle for the Store instruction, all instructions using the 16-bit Index Register mode, and the Read-Modify-Write instruction when using 8- or 16-bit Index Register modes.

### 7.6 DB/BA operation when RDY is Pulled Low

When RDY is low, the Data Bus is held in the data transfer state (i.e. PHI2 high). The Bank address external transparent latch should be latched on the rising edge of the PHI2 clock.

### 7.7 MX Output

The MX output reflects the value of the M and $X$ bits of the processor Status Register. The REP, SEP and PLP instructions may change the state of the M and X bits. Note that the MX output is invalid during the instruction cycle following REP, SEP and PLP instruction execution. This cycle is used as the opcode fetch cycle of the next instruction.

### 7.8 All Opcodes Function in All Modes of Operation

7.7.1 It should be noted that all opcodes function in all modes of operation. However, some instructions and addressing modes are intended for W65C816S 24-bit addressing, and are therefore less useful for the emulation mode. The JSL, RTL, JMP al and JML instructions and addressing modes are primarily intended for W65C816S native mode use.
7.7.2 The following instructions may be used with the emulation mode even though a Bank Address is not multiplexed on the Data Bus: PHK, PHB and PLB
7.7.3 The following instructions have "limited" use in the Emulation mode:
7.7.3.1 The REP and SEP instructions cannot modify the M and X bits when in the Emulation mode. In this mode the M and X bits will always be high (logic 1 ).
7.7.3.2 When in the Emulation mode, the MVP and MVN instructions use the $X$ and $Y$ Index Registers for the memory address. Also, the MVP and MVN instructions can only move data within the memory range 0000 (Source Bank) to 00FF (Destination Bank) for the W65C816S, and 0000 to 00FF for the emulation mode.

### 7.9 Indirect Jumps

The JMP (a) and JML (a) instructions use the direct Bank for indirect addressing, while JMP ( $\mathrm{a}, \mathrm{x}$ ) and JSR $(a, x)$ use the Program Bank for indirect address tables.

### 7.10 Switching Modes

When switching from the Native mode to the Emulation mode, the $X$ and $M$ bits of the Status Register are set high (logic 1), the high byte of the Stack is set to 01, and the high bytes of the $X$ and $Y$ Index Registers are set to 00 . To save previous values, these bytes must always be stored before changing modes. Note that the low byte of the $\mathrm{S}, \mathrm{X}$ and Y Registers and the low and high byte of the Accumulator ( A and B ) are not affected by a mode change.

### 7.11 How Interrupts Affect the Program Bank and the Data Bank Registers

7.11.1 When in the Native mode, the Program Bank register (PBR) is cleared to 00 when a hardware interrupt, BRK or COP is executed. In the Native mode, previous PBR contents are automatically saved on Stack.
7.11.2 In the Emulation mode, the PBR and DBR registers are cleared to 00 when a hardware interrupt, BRK or COP is executed. In this case, previous contents of the PBR are not automatically saved.
7.11.3 Note that a Return from Interrupt (RTI) should always be executed from the same "mode" which originally generated the interrupt.

### 7.12 Binary Mode

The Binary Mode is set whenever a hardware or software interrupt is executed. The D flag within the Status Register is cleared to zero.

### 7.13 Wait for Interrupt (WAI) Instruction

The WAI instruction pulls RDY low and places the processor in the WAI "low power" mode. NMIB, IRQB or RESB will terminate the WAI condition and transfer control to the interrupt handler routine. Note that an ABORTB input will abort the WAI instruction, but will not restart the processor. When the Status Register I flag is set (IRQB disabled) the IRQB interrupt will cause the next instruction (following the WAI instruction) to be executed without going to the IRQB interrupt handler. This method results in the highest speed response to an IRQB input. When an interrupt is received after an ABORTB which occurs during the WAI instruction, the processor will return to the WAI instruction. Other than RESB (highest priority), ABORTB is the next highest priority, followed by NMIB or IRQB interrupts.

### 7.14 Stop-the-Clock (STP) Instruction

The STP instruction disables the PHI2 clock to all internal circuitry. When disabled, the PHI2 clock is held in the high state. In this case, the Data Bus will remain in the data transfer state and the Bank address will not be multiplexed onto the Data Bus. Upon executing the STP instruction, the RESB signal is the only input which can restart the processor. The processor is restarted by enabling the PHI2 clock, which occurs on the falling edge of the RESB input. Note that the external oscillator must be stable and operating properly before RESB goes high.

### 7.15 Co-Processor (COP) Signatures

Signatures 00-7F may be user defined, while signatures $80-\mathrm{FF}$ are reserved for instructions on future microprocessors. Contact WDC for software emulation of future microprocessor hardware functions.

### 7.16 WDM Opcode Use

The WDM opcode may be used on future microprocessors. It performs no operation. WDM are the initials of William D. Mensch, Jr., the founder of WDC.

### 7.17 RDY Pulled During Write

The NMOS 6502 does not stop during a write operation. In contrast, both the W65C02S and the W65C816S do stop during write operations

### 7.18 MVN and MVP Affects on the Data Bank Register

The MVN and MVP instructions change the Data Bank Register to the value of the second byte of the instruction (destination bank address).

### 7.19 Interrupt Priorities

The following interrupt priorities will be in effect should more than one interrupt occur at the same time:
Priority
Highest Priority 1. RESB
Lower 2. Abortb'
Lower 3 NMIB
Lowest 4 IRQB

### 7.20 Transfers from 8-Bit to $16-B i t$, or 16 -Bit to 8 -Bit Registers

All transfers from one register to another will result in a full 16-bit output from the source register. The destination register size will determine the number of bits actually stored in the destination register and the values stored in the processor Status Register. The following are always 16-bit transfers, regardless of the accumulator size: TCS, TSC, TCD and TDC
Note: PHP and PLP are always 8 bit operations.

### 7.21 Stack Transfers

When in the Emulation mode, a 01 is forced into SH . In this case, the B Accumulator will not be loaded into SH during a TCS instruction. When in the Native mode, the B Accumulator is transferred to SH. Note that in both the Emulation and Native modes, the full 16 bits of the Stack Register are transferred to the A, B and C Accumulators, regardless of the state of the M bit in the Status Register.

### 7.22 BRK Instruction

The BRK instruction for the NMOS 6502, 65C02 and 65C816 is actually a 2 byte instruction. The NMOS device simply skips the second byte (i.e. doesn't care about the second byte) by incrementing the program counter twice. The 65C02 and 65C816 does the same thing except the assembler is looking for the second byte as a "signature byte". With either device (NMOS or CMOS), the second byte is not used. It is important to realize that if a return from interrupt is used it will return to the location after the second or signature byte.

### 7.23 Accumulator switching from 8-bit to 16-bit

Care must be taken when switching from 16 -bit mode to 8 -bit mode then to 16 -bit mode. The $B$ register is restored so that the following code shows a potential problem:

| LONGA | ON |
| :--- | :--- |
| REP | $\# \$ 20$ |
| LDA | $\# \$ 2345$ |
| STA | MIKE |
| LONGA | OFF |
| SEP | $\# \$ 20$ |
| LDA | $\# \$ 01$ |
| STA | SAM |
| LONGA | ON |
| REP | $\# \$ 20$ |
| STA | BOB |

Here $\mathrm{BOB}=\$ 2301$ and NOT $\$ 000 \mathrm{~V}$

## 8 HARD CORE MODEL

### 8.1 W65C816 Core Information

- The W65C816S core uses the same instruction set as the W65C816S
- The only functional difference between the W65C816S and W65C816S core is the RDY pin. The W65C816S RDY pin is bi-directional utilizing an active pull-up. The W65C816S core RDY function is split into 2 pins, RDYIN and WAITN. The WAITN output goes low when a WAI instruction is executed.
- The W65C816S core will be a smaller die since the I/O buffers have been removed.
- The outputs are the N -channel and P -channel output transistors drivers.
- The following inputs, if not used, must be held in the high state: RDY input, IRQB, MIB, BE and ABORTB.
- The timing of the W65C816S core is the same as the W65C816S.


## 9 SOFT CORE RTL MODEL

### 9.1 W65C816 Synthesizable RTL-Code in Verilog HDL

The RTL-Code (Register Transfer Level) in Verilog is a synthesizable model. The behavior of this model is equivalent to the original W65C816S hard core. The W65C816S RTL-Code is available as the core model and the W65C816S standard chip model. The standard chip model includes the soft core and the buffer ring in RTL-Code. Synthesizable cores are useful in ASIC design.

## 10 ORDERING INFORMATION

| W65C816S6PLG-14 |  |
| :---: | :---: |
| Description <br> W65C = standard product | W65C |
| Product Identification Number | 816S |
| Foundry Process $\\|=.6 u$ | 6 |
| $\begin{array}{\|l\|l} \hline \text { Package } \\ \text { P = Plastic Dual-In-Line, } 40 \text { pins } \\ \text { PL = Plastic Leaded Chip Carrier, } 44 \text { pins } \\ \hline \end{array}$ | PL |
| RoHS/Green Compliance <br> G = RoHS/Green Compliant (Wafer and Packaging) | G |
| Temperature/Processing $-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  |
| Speed Designator $\\|-14=14 \mathrm{MHz}$ | -14 |

To receive general sales or technical support on standard product or information about our module library licenses, contact us at:
The Western Design Center, Inc.
2166 East Brown Road
Mesa, Arizona 85213 USA
Phone: 480-962-4545 Fax: 480-835-6442
Info@WesternDesignCenter.com
www.WesternDesignCenter.com

## WARNING: MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

1. Ship and store product in conductive shipping tubes or conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
2. Handle MOS parts only at conductive work stations.
3. Ground all assembly and repair tools.

## Стандарт Злектрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:
Телефон: +7 8126271435
Электронная почта: sales@st-electron.ru
Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера H, помещение 100-Н Офис 331

