

### 

### Multiple-Output Power-Supply Controllers for LCD Monitors

#### **General Description**

The MAX1530/MAX1531 multiple-output power-supply controllers generate all the supply rails for thin-film transistor (TFT) liquid-crystal display (LCD) monitors. Both devices include a high-efficiency, fixed-frequency, step-down regulator. The low-cost, all N-channel, synchronous topology enables operation with efficiency as high as 93%. High-frequency operation allows the use of small inductors and capacitors, resulting in a compact solution. The MAX1530 includes three linear regulator controllers and the MAX1531 includes five linear regulator controllers for supplying logic and LCD bias voltages. A programmable startup sequence enables easy control of the regulators.

The MAX1530/MAX1531 include soft-start functions to limit inrush current during startup. An internal step-down converter current-limit function and a versatile overcurrent shutdown protect the power supplies against fault conditions. The MAX1530/MAX1531 use a current-mode control architecture, providing fast load transient response and easy compensation. An internal linear regulator provides MOSFET gate drive and can be used to power small external loads.

The MAX1530/MAX1531 can operate from inputs as high as 28V and are well suited for LCD monitor and TV applications running directly from AC/DC wall adapters. Both devices are available in a small (5mm x 5mm), ultra-thin (0.8mm), 32-pin QFN package and operate over the -40°C to +85°C temperature range.

#### **Applications**

LCD Monitors and TVs Automotive LCDs

#### **Ordering Information**

| PART           | TEMP RANGE     | PIN-PACKAGE |
|----------------|----------------|-------------|
| MAX1530ETJ+    | -40°C to +85°C | 32 TQFN-EP* |
| MAX1530ETJ+T   | -40°C to +85°C | 32 TQFN-EP* |
| MAX1531ETJ+    | -40°C to +85°C | 32 TQFN-EP* |
| MAX1531ETJ+T   | -40°C to +85°C | 32 TQFN-EP* |
| MAX1531ETJ/V+  | -40°C to +85°C | 32 TQFN-EP* |
| MAX1531ETJ/V+T | -40°C to +85°C | 32 TQFN-EP* |


<sup>\*</sup>EP = Exposed pad.

Pin Configuration appears at end of data sheet.

### \_\_\_\_\_Features

- ♦ 4.5V to 28V Input Voltage Range
- ◆ 250kHz/500kHz Current-Mode Step-Down Converter Small Inductor/Capacitors No Sense Resistor
- ◆ Three Positive Linear Regulator Controllers One Positive and One Negative Additional Controller (MAX1531) Small Input and Output Capacitors
- **♦ Timed Reset Output**
- ♦ Uncommitted Overcurrent Protection (MAX1531)
- ♦ Soft-Start for All Regulators
- **♦ Programmable Input Undervoltage Comparator**
- **♦ Programmable Startup Sequencing**

#### Minimal Operating Circuit



**Maxim Integrated Products** 

<sup>+</sup>Denotes lead(Pb)-free/RoHS-compliant package.

<sup>/</sup>V indicates an automotive-qualified part.

T indicates tape and reel.

#### **ABSOLUTE MAXIMUM RATINGS**

| IN, DRV1, DRV2, DRV3, DRV4, CSH, |                      |
|----------------------------------|----------------------|
| CSL to AGND                      | 0.3V to +30V         |
| DRV5 to VL                       | 28V to +0.3V         |
| CSH to CSL                       | 0.3V to +6V          |
| VL to AGND                       | 0.3V to +6V          |
| PGND to AGND                     | ±0.3V                |
| LX to BST                        | 6V to +0.3V          |
| BST to AGND                      | 0.3V to +36V         |
| DH to LX                         | 0.3V to (BST + 0.3V) |
| DL to PGND                       | 0.3V to (VL + 0.3V)  |

| SEQ, ONL2, ONL3, ONL4, ONL5, COMF  | 0.3V to (VL + 0.3V)      |
|--|--------------------------|
| RSTIN, RESET, EN, FB, FBL1, FBL2, FBL FREQ to AGND                             | 0.3V to +6V              |
| VL Short Circuit to AGND<br>Continuous Power Dissipation (T <sub>A</sub> = +70 |                          |
| 32-Pin Thin QFN (derate 21.3mW/°C at Operating Temperature Range               | ,                        |
| Storage Temperature Range  | 65°C to +150°C<br>+150°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{EN} = V_{SEQ} = 5V$ ,  $T_A = 0^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

| PARAMETER   | CONDITIONS  | MIN   | TYP   | MAX   | UNITS |
|---|---|-------|-------|-------|-------|
| GENERAL   |   |       |       |       | •     |
| Operating Input Voltage Range                               | (Note 1)  | 4.5   |       | 28.0  | V     |
| Quiescent Supply Current                                    | V <sub>FB</sub> = V <sub>FBL1</sub> = V <sub>FBL2</sub> = V <sub>FBL3</sub> = V <sub>FBL4</sub> = 1.5V, V <sub>FBL5</sub> = 0 |       | 1.7   | 3.0   | mA    |
| IC Disable Supply Current                                   | EN = AGND   |       | 200   | 400   | μΑ    |
| VL REGULATOR  |   |       |       |       |       |
| VL Output Voltage   | 5.5V < V <sub>IN</sub> < 28V, 0 < I <sub>VL</sub> < 30mA  | 4.75  | 5     | 5.25  | V     |
| VL Undervoltage Lockout<br>Threshold                        | VL rising, 3% hysteresis  | 3.2   | 3.5   | 3.8   | V     |
| CONTROL AND SEQUENCE  |   | •     |       |       | •     |
| SEQ, FREQ Input Logic High<br>Level                         |   | 2.0   |       |       | V     |
| SEQ, FREQ Input Logic Low<br>Level                          |   |       |       | 0.6   | V     |
| SEQ, FREQ Input Leakage<br>Current                          |   | -1    |       | +1    | μΑ    |
| ONL_ Input Threshold  | ONL_ rising, 25mV hysteresis  | 1.201 | 1.238 | 1.275 | V     |
| ONL_ Source Current   | SEQ = EN = VL, V <sub>ONL</sub> = 0 to 1.24V  | 1.8   | 2.0   | 2.2   | μΑ    |
| ONL_ Input Leakage Current                                  | SEQ = EN = VL, ONL_ = VL  | -500  |       | +500  | nA    |
| ONL_ Input Discharge Clamp<br>Resistance                    | SEQ = 0   | 800   | 1500  | 3000  | Ω     |
| EN Input Threshold  | EN rising, 5% hysteresis  | 1.201 | 1.238 | 1.275 | V     |
| EN Input Leakage Current                                    |   | -50   |       | +50   | nA    |
| FAULT DETECTION   |   |       |       |       |       |
| FB, FBL1, FBL2, FBL3, FBL4<br>Undervoltage Fault Trip Level | FB, FBL1, FBL2, FBL3, FBL4 falling, 25mV hysteresis   | 1.081 | 1.114 | 1.147 | V     |
| FBL5 Undervoltage Fault<br>Trip Level                       | FBL5 rising, 25mV hysteresis  | 300   | 400   | 500   | mV    |

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{EN} = V_{SEQ} = 5V$ ,  $\textbf{T_A} = \textbf{0}^{\circ}\textbf{C}$  to  $\textbf{+85}^{\circ}\textbf{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}\text{C}$ .)

| Comparator Bandwidth         For EN, FBL_         10         kHz           Duration to Trigger Fault Latch         For FB, FBL_         51         64         77         ms           Overcurrent Protection Threshold         VCSH, VCSL         270         300         330         mV           Overcurrent Sense Common-Mode Range         VCSH, VCSL         2.7         100         μΔ           CSH Input Current         VCSH = 2.7V to 28V         -         100         μΔ           CSH Input Current         VCSL = VCSH = 12V         -50         -         +50         nA           Overcurrent Sense Filter RC Time Constant         Temperature rising, 15°C hysteresis         160         -         *C           THERMAL PROTECTION           The main Shutdown         Temperature rising, 15°C hysteresis         1.081         1.114         1.147         V           RESET FUNCTION           RESET FUNCTION         ***         *C**         ***         *C**           RESET FUNCTION         ***         *50         ***         ***         ***         **         ***         ***         ***         **         ***         **         ***         **         ***         **         *   | PARAMETER                        | CONDITIONS                                | MIN   | TYP   | MAX   | UNITS |
|---|----------------------------------|---|-------|-------|-------|-------|
| Overcurrent Protection Threshold         (VCSH- VCSL)         270         300         330         mV           Overcurrent Sense Common-Mode Range CSH Input Current         VCSH, VCSL         2.7         28.0         V           CSH Input Current         VCSH = 2.7V to 28V         -50         +50         nA           Overcurrent Sense Filter RC Time Constant         50         µS         nA           THERMAL PROTECTION         Temperature rising, 15°C hysteresis         160         °C           RESET FUNCTION         Temperature rising, 15°C hysteresis         1.081         1.114         1.147         V           RSTIN Reset Trip Level         RSTIN falling, 25mV hysteresis         1.081         1.141         1.147         V           RSTIN Input Leakage Current         VSSIN = 1.5V         -50         +50         nA         NA           Comparator Bandwidth         10         10         HAL         Reset Timeout Period         102         128         154         ms           RESET Output Low Level         Insest = -1mA         0.4         V         V         NA         V         V         V         V         V         RESET Output Low Level         Insest = 5V         1         µA         V         V         V         V  | Comparator Bandwidth             | For EN, FB, FBL_                          |       | 10    |       | kHz   |
| Overcurrent Sense Common-Mode Range         VCSH, VCSL         2.7         28.0         V           CSH Input Current         VCSH = 2.7V to 28V  | Duration to Trigger Fault Latch  | For FB, FBL_                              | 51    | 64    | 77    | ms    |
| Mode Range  | Overcurrent Protection Threshold | (VCSH - VCSL)                             | 270   | 300   | 330   | mV    |
| CSL   Input Current   |                                  | VCSH, VCSL                                | 2.7   |       | 28.0  | V     |
| Overcurrent Sense Filter RC Time Constant         50         μs           THERMAL PROTECTION           Thermal Shutdrown         Temperature rising, 15°C hysteresis         160         °C           RESET FUNCTION           RSTIN Reset Trip Level         RSTIN falling, 25mV hysteresis         1.081         1.114         1.147         V           RSTIN Input Leakage Current         VRSTIN = 1.5V         -50         +50         nA         NA         MHz           Reset Timeout Period         102         128         154         ms         RESET Output Low Level         IRESET -1mA         0.4         V         V         RESET Output High Leakage         VRESET = 5V         1         μA         V         RESET Output High Leakage         VRESET = 5V         1         μA         V         V         RESET Output High Leakage         VRESET = 5V         1         μA         V         RESET Output High Leakage         VRESET = 5V         1         μA         V         RESET Output High Leakage         VRESET = 5V         1         μA         V         V         RESET Output High Leakage         VRESET = 5V         1         μA         V         V         V         V         V         V         V         V         V         V   | CSH Input Current                | V <sub>CSH</sub> = 2.7V to 28V            |       |       | 100   | μΑ    |
| Constant         Js         Js         Js           THERMAL PROTECTION           Temper all Shutdown         Temperature rising, 15°C hysteresis         160         ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° ° °  | CSL Input Current                | V <sub>CSL</sub> = V <sub>CSH</sub> = 12V | -50   |       | +50   | nA    |
| Thermal Shutdown   Temperature rising, 15°C hysteresis   160  |                                  |   |       | 50    |       | μs    |
| RESET FUNCTION   RSTIN Fast Trip Level   RSTIN falling, 25mV hysteresis   1.081   1.114   1.147   V   RSTIN Input Leakage Current   VRSTIN = 1.5V   -50   +50   nA   Comparator Bandwidth   10   10   kHz   KHZ | THERMAL PROTECTION               |   | •     |       |       |       |
| RSTIN Reset Trip Level   RSTIN falling, 25mV hysteresis   1.081   1.114   1.147   V   RSTIN Input Leakage Current   VRSTIN = 1.5V   -50   +50   nA   Comparator Bandwidth   102   128   154   ms   RESET Output Low Level   IRESET -1mA   102   128   154   ms   RESET Output Low Level   RESET = 5V   1   μA   V   RESET Output High Leakage   VRESET = 5V   1   μA   V   VRESET STEP-DOWN CONTROLLER   TSTEP-DOWN CONTRO  | Thermal Shutdown                 | Temperature rising, 15°C hysteresis       |       | 160   |       | °C    |
| RSTIN Input Leakage Current   VRSTIN = 1.5V   .50   | RESET FUNCTION                   |   | •     |       |       |       |
| Comparator Bandwidth   10   | RSTIN Reset Trip Level           | RSTIN falling, 25mV hysteresis            | 1.081 | 1.114 | 1.147 | V     |
| Reset Timeout Period         102         128         154         ms           RESET Output Low Level         I <sub>RESET</sub> = -1mA         0.4         V           RESET Output High Leakage         V <sub>RESET</sub> = 5V         1         µA           STEP-DOWN CONTROLLER           ERROR AMPLIFIER           FB Regulation Voltage         1.223         1.238         1.253         V           Transconductance         FB to COMP         70         100         140         µS           Voltage Gain         FB to COMP         200         V/V           Minimum Duty Cycle         15         %           FB Input Leakage Current         V <sub>FB</sub> = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         V <sub>FB</sub> = 1.5V         1         V           COMP Output Maximum Voltage         V <sub>FB</sub> = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         V <sub>IN</sub> - V <sub>LX</sub> 2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, VILIM = 1.25V         190         250         31  | RSTIN Input Leakage Current      | V <sub>RSTIN</sub> = 1.5V                 | -50   |       | +50   | nA    |
| RESET Output Low Level         IRESET = -1mA         0.4         V           RESET Output High Leakage         VRESET = 5V         1         μA           STEP-DOWN CONTROLLER           ERROR AMPLIFIER           FB Regulation Voltage         1.223         1.238         1.253         V           Transconductance         FB to COMP         70         100         140         μS           Voltage Gain         FB to COMP         200         V/V           Minimum Duty Cycle         15         %         %           FB Input Leakage Current         VFB = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Ampliffer Voltage Gain         VFB = 1.175V         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190  | Comparator Bandwidth             |   |       | 10    |       | kHz   |
| RESET Output High Leakage   VRESET = 5V   1   | Reset Timeout Period             |   | 102   | 128   | 154   | ms    |
| STEP-DOWN CONTROLLER           ERROR AMPLIFIER         FB Regulation Voltage         1.223         1.238         1.253         V           Transconductance         FB to COMP         70         100         140         µS           Voltage Gain         FB to COMP         200         V/V           Minimum Duty Cycle         15         %           FB Input Leakage Current         VFB = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VIN - VLX         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, VILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           DEGA END         3.0         3.5         4.00         V           OSCILLATOR  | RESET Output Low Level           | IRESET = -1mA                             |       |       | 0.4   | V     |
| ERROR AMPLIFIER           FB Regulation Voltage         1.223         1.238         1.253         V           Transconductance         FB to COMP         70         100         140         µS           Voltage Gain         FB to COMP         200         V/V           Minimum Duty Cycle         15         %           FB Input Leakage Current         VFB = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VFB = 1.175V         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         HALZ           Maximum Duty Cycle         FREQ = AGND         75   | RESET Output High Leakage        | V <sub>RESET</sub> = 5V                   |       |       | 1     | μΑ    |
| FB Regulation Voltage   |                                  | STEP-DOWN CONTROLLER                      | •     |       |       |       |
| Transconductance         FB to COMP         70         100         140         μS           Voltage Gain         FB to COMP         200         V/V           Minimum Duty Cycle         15         %           FB Input Leakage Current         VFB = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VIN - VLX         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           OSCILLATOR           Switching Frequency         FREQ = AGND         75         80         88           Maximum Duty Cycle         FREQ = AGND         75         80         88   | ERROR AMPLIFIER                  |   |       |       |       |       |
| Voltage Gain         FB to COMP         200         V/V           Minimum Duty Cycle         15         %           FB Input Leakage Current         VFB = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VIN - VLX         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         KHz           FREQ = AGND         75         80         88         %   | FB Regulation Voltage            |   | 1.223 | 1.238 | 1.253 | V     |
| Minimum Duty Cycle         15         %           FB Input Leakage Current         VFB = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VIN - VLX         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         kHz           Maximum Duty Cycle         FREQ = AGND         75         80         88         %  | Transconductance                 | FB to COMP                                | 70    | 100   | 140   | μS    |
| FB Input Leakage Current         VFB = 1.5V         -50         +50         nA           FB Input Common-Mode Range         (Note 2)         -0.1         +1.5         V           COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VIN - VLX         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           UILIM Input Dual Mode™ Threshold         3.0         3.5         4.00         V           OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         kHz           Maximum Duty Cycle         FREQ = AGND         75         80         88         %  | Voltage Gain                     | FB to COMP                                |       | 200   |       | V/V   |
| FB Input Common-Mode Range   (Note 2)   -0.1   +1.5   V   | Minimum Duty Cycle               |   |       | 15    |       | %     |
| COMP Output Minimum Voltage         VFB = 1.5V         1         V           COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VIN - VLX         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           ILIM Input Dual Mode <sup>TM</sup> Threshold         3.0         3.5         4.00         V           OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         kHz           Maximum Duty Cycle         FREQ = AGND         75         80         88         %   | FB Input Leakage Current         | V <sub>FB</sub> = 1.5V                    | -50   |       | +50   | nA    |
| COMP Output Maximum Voltage         VFB = 1.175V         3         V           Current-Sense Amplifier Voltage Gain         VIN - VLX         2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, VILIM = 1.25V         190         250         310         mV           ILIM Input Dual Mode™ Threshold         3.0         3.5         4.00         V           OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         AHz           Maximum Duty Cycle         FREQ = AGND         75         80         88         %   | FB Input Common-Mode Range       | (Note 2)                                  | -0.1  |       | +1.5  | V     |
| Current-Sense Amplifier Voltage Gain         V <sub>IN</sub> - V <sub>LX</sub> 2.75         3.5         4.0         V/V           Current-Limit Threshold (Default Mode)         PGND - LX, ILIM = VL         190         250         310         mV           Current-Limit Threshold (Adjustable Mode)         PGND - LX, V <sub>ILIM</sub> = 1.25V         190         250         310         mV           ILIM Input Dual Mode™ Threshold         3.0         3.5         4.00         V           OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         kHz           Maximum Duty Cycle         FREQ = AGND         75         80         88         %  | COMP Output Minimum Voltage      | V <sub>FB</sub> = 1.5V                    |       | 1     |       | V     |
| Gain       VIN - VLX       2.75       3.5       4.0       V/V         Current-Limit Threshold (Default Mode)       PGND - LX, ILIM = VL       190       250       310       mV         Current-Limit Threshold (Adjustable Mode)       PGND - LX, VILIM = 1.25V       190       250       310       mV         ILIM Input Dual Mode™ Threshold       3.0       3.5       4.00       V         OSCILLATOR         Switching Frequency       FREQ = AGND       200       250       300       kHz         Maximum Duty Cycle       FREQ = AGND       75       80       88       %  | COMP Output Maximum Voltage      | V <sub>FB</sub> = 1.175V                  |       | 3     |       | V     |
| (Default Mode)       PGND - LX, ILIM = VL       190       250       310       mV         Current-Limit Threshold (Adjustable Mode)       PGND - LX, VILIM = 1.25V       190       250       310       mV         ILIM Input Dual Mode™ Threshold       3.0       3.5       4.00       V         OSCILLATOR         Switching Frequency       FREQ = AGND       200       250       300       Hz         FREQ = VL       425       500       575       KHz         Maximum Duty Cycle       75       80       88       %   | , ,                              | V <sub>IN</sub> - V <sub>L</sub> X        | 2.75  | 3.5   | 4.0   | V/V   |
| (Adjustable Mode)       PGND - LX, VILIM = 1.25V       190       250       310       mV         ILIM Input Dual Mode™ Threshold       3.0       3.5       4.00       V         OSCILLATOR         Switching Frequency       FREQ = AGND       200       250       300       kHz         FREQ = VL       425       500       575       KHz         Maximum Duty Cycle  |                                  | PGND - LX, ILIM = VL                      | 190   | 250   | 310   | mV    |
| OSCILLATOR           Switching Frequency         FREQ = AGND         200         250         300         kHz           FREQ = VL         425         500         575         kHz           Maximum Duty Cycle         FREQ = AGND         75         80         88         %  |                                  | PGND - LX, V <sub>ILIM</sub> = 1.25V      | 190   | 250   | 310   | mV    |
| Switching Frequency         FREQ = AGND         200         250         300         kHz           FREQ = VL         425         500         575         KHz           Maximum Duty Cycle         FREQ = AGND         75         80         88         %   | ILIM Input Dual Mode™ Threshold  |   | 3.0   | 3.5   | 4.00  | V     |
| FREQ = VL         425         500         575           Maximum Duty Cycle         FREQ = AGND         75         80         88   | OSCILLATOR                       |   | •     |       |       |       |
| FREQ = VL 425 500 575  Maximum Duty Cycle  FREQ = AGND 75 80 88 %   | Outtoline Form                   | FREQ = AGND                               | 200   | 250   | 300   | 1.1.1 |
| Maximum Duty Cycle FREQ = AGND 75 80 88 %   | Switching Frequency              | FREQ = VL                                 | 425   | 500   | 575   | + kHz |
| FREQ = VL 75 80 88  | M : 5 : 6 :                      | FREQ = AGND                               | 75    | 80    | 88    | 21    |
|   | iviaximum Duty Cycle             | FREQ = VL                                 | 75    | 80    | 88    | %     |

Dual Mode is a trademark of Maxim Integrated Products, Inc.

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{EN} = V_{SEQ} = 5V$ ,  $T_A = 0$ °C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25$ °C.)

| PARAMETER   | CONDITIONS  | MIN   | TYP                    | MAX   | UNITS |
|---|---|-------|------------------------|-------|-------|
| SOFT-START  |   |       |                        |       |       |
| Step Size   | Measured at FB  |       | 1.238 / 32             | 2     | V     |
| David d   | FREQ = GND  | -     | 1024 / f <sub>OS</sub> | С     | _     |
| Period  | FREQ = VL   | 2     | 2048 / f <sub>OS</sub> | С     | S     |
| FET DRIVERS   |   |       |                        |       |       |
| DH, DL On-Resistance                                    |   |       | 3                      | 10    | Ω     |
| DH, DL Output Drive Current                             | Sourcing or sinking, V <sub>DH</sub> or V <sub>DL</sub> = V <sub>VL</sub> / 2 |       | 0.5                    |       | А     |
| LX, BST Leakage Current                                 | $V_{BST} = V_{LX} = V_{IN} = 28V$   |       |                        | 20    | μΑ    |
|   | LINEAR REGULATOR CONTROLLERS  |       |                        |       |       |
| POSITIVE LINEAR REGULATOR                               | R (LR1)   |       |                        |       |       |
| FBL1 Regulation Voltage                                 | V <sub>DRV1</sub> = 5V, I <sub>DRV1</sub> = 100μA                             | 1.226 | 1.245                  | 1.264 | V     |
| FBL1 Input Bias Current                                 | V <sub>FBL1</sub> = 1.5V  | -50   |                        | +50   | nA    |
| FBL1 Effective Load Regulation Error (Transconductance) | $V_{DRV1} = 5V$ , $I_{DRV1} = 100\mu A$ to $2mA$                              |       | -1.5                   | -2    | %     |
| FBL1 Line Regulation Error                              | I <sub>DRV1</sub> = 100μA, 5.5V < V <sub>IN</sub> < 28V                       |       |                        | 5     | mV    |
| DRV1 Sink Current                                       | V <sub>FBL1</sub> = 1.175V, V <sub>DRV1</sub> = 5V                            | 3     | 10                     |       | mA    |
| DRV1 Off-Leakage Current                                | V <sub>FBL1</sub> = 1.5V, V <sub>DRV1</sub> = 28V                             |       | 0.1                    | 10    | μΑ    |
| FBL1 Input Common-Mode<br>Range                         | (Note 2)  | -0.1  |                        | +1.5  | V     |
| Soft-Start Step Size                                    | Measured at FBL1  |       | 1.238 / 32             | 2     | V     |
| 0 (1 0) 1 D 1 1   | FREQ = GND  | -     | 1024 / fos             | С     |       |
| Soft-Start Period                                       | FREQ = VL   | 2     | 2048 / fosc            |       | S     |
| POSITIVE LINEAR REGULATOR                               | RS (LR2 AND LR3)  |       |                        |       |       |
| FBL_ Regulation Voltage                                 | V <sub>DRV</sub> = 5V, I <sub>DRV</sub> = 100μA                               | 1.226 | 1.245                  | 1.264 | V     |
| FBL_ Input Bias Current                                 | V <sub>FBL</sub> = 1.5V   | -50   |                        | +50   | nA    |
| FBL_ Effective Load Regulation Error (Transconductance) | $V_{DRV} = 5V$ , $I_{DRV} = 50\mu A$ to 1mA                                   |       | -1.5                   | -2    | %     |
| FBL_ Line Regulation Error                              | I <sub>DRV</sub> _ = 100μA, 5.5V < V <sub>IN</sub> < 28V                      |       |                        | 5     | mV    |
| DRV_ Sink Current                                       | V <sub>FBL</sub> = 1.175V, V <sub>DRV</sub> = 5V                              | 2     | 4                      |       | mA    |
| DRV_ Off-Leakage Current                                | V <sub>FBL</sub> = 1.5V, V <sub>DRV</sub> = 28V                               |       | 0.1                    | 10    | μΑ    |
| FBL_ Input Common-Mode<br>Range                         | (Note 2)  | -0.1  |                        | +1.5  | V     |
| Soft-Start Step Size                                    | Measured at FBL_  |       | 1.238 / 32             | 2     | V     |

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{EN} = V_{SEQ} = 5V$ ,  $T_A = 0^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)

| PARAMETER  | CONDITIONS  | MIN                     | TYP         | MAX   | UNITS |  |
|--|---|-------------------------|-------------|-------|-------|--|
| C-th Charle David  | FREQ = GND  | -                       | 1024 / fos  | SC .  | _     |  |
| Soft-Start Period  | FREQ = VL   | 2048 / f <sub>OSC</sub> |             | SC .  | S     |  |
| POSITIVE LINEAR REGULATOR                                  | R (LR4)   | ·                       |             |       |       |  |
| FBL4 Regulation Voltage                                    | V <sub>DRV4</sub> = 5V, I <sub>DRV4</sub> = 500μA       | 1.226                   | 1.245       | 1.264 | V     |  |
| FBL4 Input Bias Current                                    | V <sub>FBL4</sub> = 1.5V                                | -50                     |             | +50   | nA    |  |
| FBL4 Effective Load Regulation<br>Error (Transconductance) | $V_{DRV4} = 5V$ , $I_{DRV4} = 500\mu A$ to 10mA         |                         | -1.5        | -2    | %     |  |
| FBL4 Line Regulation Error                                 | I <sub>DRV4</sub> = 500μA, 5.5V < V <sub>IN</sub> < 28V |                         |             | 5     | mV    |  |
| DRV4 Sink Current  | V <sub>FBL4</sub> = 1.175V, V <sub>DRV4</sub> = 5V      | 10                      | 28          |       | mA    |  |
| DRV4_Off-Leakage Current                                   | V <sub>FBL4</sub> = 1.5V, V <sub>DRV4</sub> = 28V       |                         | 0.1         | 10    | μΑ    |  |
| FBL4 Input Common-Mode<br>Range                            | (Note 2)  | -0.1                    |             | +1.5  | V     |  |
| Soft-Start Step Size                                       | Measured at FBL4  |                         | 1.238 / 3   | 2     | V     |  |
| Soft-Start Period  | FREQ = GND  | 1                       | 1024 / fosc |       |       |  |
| Soit-Start Feriou  | FREQ = VL   | 2                       | 2048 / fosc |       | S     |  |
| NEGATIVE LINEAR REGULATO                                   | R (LR5)   |                         |             |       |       |  |
| FBL5 Regulation Voltage                                    | $V_{DRV5} = -10V, I_{DRV5} = 100\mu A$                  | 100                     | 125         | 150   | mV    |  |
| FBL5 Input Bias Current                                    | V <sub>FBL5</sub> = 0                                   | -50                     |             | +50   | nA    |  |
| FBL5 Effective Load Regulation Error (Transconductance)    | $V_{DRV5} = -10V$ , $I_{DRV5} = 50\mu A$ to 1mA         |                         | -1.5        | -2    | %     |  |
| FBL5 Line Regulation Error                                 | I <sub>DRV5</sub> = 100μA, 5.5V < V <sub>IN</sub> < 28V |                         |             | 5     | mV    |  |
| DRV5 Source Current  | V <sub>FBL5</sub> = 200mV, V <sub>DRV5</sub> = -10V     | 2                       | 9           |       | mA    |  |
| DRV5 Off-Leakage Current                                   | $V_{FBL5} = 0$ , $V_{DRV5} = -20V$                      |                         | 0.1         | 10    | μΑ    |  |
| FBL5 Input Common-Mode<br>Range                            | (Note 2)  | -0.1                    |             | +1.5  | V     |  |
| Soft-Start Step Size                                       | Measured at FBL5  |                         | 1.238 / 3   | 2     | V     |  |
| Soft-Start Period  | FREQ = AGND 1024 / f <sub>OSC</sub>                     |                         | SC          | -     |       |  |
| JUIT-Staff Feriou  | FREQ = VL   | 2                       | 2048 / fos  | SC    | S     |  |

#### **ELECTRICAL CHARACTERISTICS**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{EN} = V_{SEQ} = 5V$ ,  $T_A = -40$ °C to +85°C, unless otherwise noted.) (Note 3)

| PARAMETER                            | CONDITIONS   | MIN  | TYP | MAX  | UNITS |
|--------------------------------------|--|------|-----|------|-------|
| GENERAL                              |  |      |     |      |       |
| Operating Input Voltage Range        | (Note 1)   | 4.5  |     | 28.0 | V     |
| VL REGULATOR                         |  |      |     |      |       |
| VL Output Voltage                    | 5.5V < V <sub>IN</sub> < 28V, 0 < I <sub>VL</sub> < 30mA | 4.75 |     | 5.25 | V     |
| VL Undervoltage Lockout<br>Threshold | VL rising, 3% hysteresis                                 | 3.2  |     | 3.8  | V     |

#### **ELECTRICAL CHARACTERISTICS (continued)**

(Circuit of Figure 1,  $V_{IN} = 12V$ ,  $V_{EN} = V_{SEQ} = 5V$ ,  $T_A = -40$ °C to +85°C, unless otherwise noted.) (Note 3)

| PARAMETER                                      | CONDITIONS  | MIN   | TYP | MAX   | UNITS |
|--|---|-------|-----|-------|-------|
| CONTROL AND SEQUENCE                           |   | •     |     |       |       |
| ONL_ Input Threshold                           | ONL_ rising, 25mV hysteresis                        | 1.201 |     | 1.275 | V     |
| EN Input Threshold                             | EN rising, 5% hysteresis                            | 1.201 |     | 1.275 | V     |
| FAULT DETECTION                                |   |       |     |       |       |
| FB, FBL1, FBL2, FBL3, FBL4<br>Fault Trip Level | FB, FBL1, FBL2, FBL3, FBL4 falling, 25mV hysteresis | 1.081 |     | 1.147 | V     |
| FBL5 Fault Trip Level                          | FBL5 rising, 25mV hysteresis                        | 300   |     | 500   | mV    |
| Overcurrent Protection Threshold               | (VCSH - VCSL)                                       | 270   |     | 330   | mV    |
| RESET FUNCTION                                 |   |       |     |       |       |
| RSTIN Reset Trip Level                         | RSTIN falling, 25mV hysteresis                      | 1.081 |     | 1.147 | V     |
|  | STEP-DOWN CONTROLLER                                |       |     |       |       |
| ERROR AMPLIFIER                                |   |       |     |       |       |
| FB Regulation Voltage                          |   | 1.215 |     | 1.260 | V     |
| Current-Limit Threshold (Default Mode)         | PGND - LX, ILIM = VL                                | 170   |     | 330   | mV    |
| Current-Limit Threshold (Adjustable Mode)      | PGND - LX, V <sub>ILIM</sub> = 1.25V                | 170   |     | 330   | mV    |
|  | LINEAR REGULATOR CONTROLLERS                        | •     |     |       |       |
| POSITIVE LINEAR REGULATOR                      | (LR1)   |       |     |       |       |
| FBL1 Regulation Voltage                        | V <sub>DRV1</sub> = 5V, I <sub>DRV1</sub> = 100μA   | 1.220 |     | 1.270 | V     |
| FBL1 Input Bias Current                        | $V_{FBL1} = 1.5V$                                   | -50   |     | +50   | nA    |
| POSITIVE LINEAR REGULATOR                      | S (LR2 AND LR3)                                     |       |     |       |       |
| FBL_ Regulation Voltage                        | V <sub>DRV</sub> = 5V, I <sub>DRV</sub> = 100μA     | 1.220 |     | 1.270 | V     |
| FBL_ Input Bias Current                        | V <sub>FBL</sub> = 1.5V                             | -50   |     | +50   | nA    |
| POSITIVE LINEAR REGULATOR                      | (LR4)   |       |     |       |       |
| FBL4 Regulation Voltage                        | V <sub>DRV4</sub> = 5V, I <sub>DRV4</sub> = 500μA   | 1.220 |     | 1.270 | V     |
| FBL4 Input Bias Current                        | $V_{\text{FBL4}} = 1.5V$                            | -50   |     | +50   | nA    |
| NEGATIVE LINEAR REGULATOR                      | R (LR5)   | T.    |     | ,     |       |
| FBL5 Regulation Voltage                        | $V_{DRV5} = -10V, I_{DRV5} = 100\mu A$              | 100   |     | 150   | mV    |
| FBL5 Input Bias Current                        | V <sub>FBL5</sub> = 0                               | -50   |     | +50   | nA    |
| DRV5 Source Current                            | V <sub>FBL5</sub> = 200mV, V <sub>DRV5</sub> = -10V | 2     |     |       | mA    |


**Note 1:** Operating supply range is guaranteed by VL line regulation test for the range of 5.5V to 28V. Between 4.5V and 5.5V, the VL regulator might be in dropout; however, the part continues to operate properly.


Note 2: Guaranteed by design and not production tested.


**Note 3:** Specifications to -40°C are guaranteed by design and not production tested.


#### **Typical Operating Characteristics**

(Circuit of Figure 1; including R5, R6, and D2; TA = +25°C, unless otherwise noted.)






















B: OUTPUT VOLTAGE, 2V/div C: INDUCTOR CURRENT, 1A/div








C: V<sub>LOGIC</sub>, 5V/div D: V<sub>SOURCE</sub>, 20V/div G: V<sub>GON</sub>, 40V/div


#### Typical Operating Characteristics (continued)


(Circuit of Figure 1; including R5, R6, and D2; T<sub>A</sub> = +25°C, unless otherwise noted.)





#### Typical Operating Characteristics (continued)

(Circuit of Figure 1; including R5, R6, and D2;  $T_A = +25$ °C, unless otherwise noted.)





















#### Typical Operating Characteristics (continued)

(Circuit of Figure 1; including R5, R6, and D2; T<sub>A</sub> = +25°C, unless otherwise noted.)





#### **Pin Description**

| P            | IN      | NAME  | FUNCTION  |
|--------------|---------|-------|---|
| MAX1530      | MAX1531 | NAME  | FUNCTION  |
| 1            | 1       | DRV2  | Gamma Linear Regulator (LR2) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV2 to the base of an external PNP pass transistor to form a positive linear regulator. (See the <i>Pass Transistor Selection</i> section.)   |
| 2            | 2       | FBL2  | Gamma Linear Regulator (LR2) Feedback Input. FBL2 regulates at 1.245V nominal. Connect FBL2 to the center tap of a resistive voltage-divider between the LR2 output and AGND to set the output voltage. Place the divider close to the FBL2 pin.  |
| 3            | 3       | FBL3  | Gate-On Linear Regulator (LR3) Feedback Input. FBL3 regulates at 1.245V nominal. Connect FBL3 to the center tap of a resistive voltage-divider between the LR3 output and AGND to set the output voltage. Place the divider close to the FBL3 pin.  |
| 4            | 4       | DRV3  | Gate-On Linear Regulator (LR3) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV3 to the base of an external PNP pass transistor to form a positive linear regulator. (See the <i>Pass Transistor Selection</i> section.)   |
| 5–10, 18, 19 | _       | N. C. | No Connection. Not internally connected.  |
| 11           | 11      | RSTIN | Adjustable Reset Input. RESET asserts low when the monitored voltage is less than the reset trip threshold. RESET goes to a high-impedance state only after the monitored voltage remains above the reset trip threshold for the duration of the reset timeout period. Connect RSTIN to the center tap of a resistive voltage-divider between the monitored output voltage and AGND to set the reset trip threshold. The internal RSTIN threshold of 90% of 1.238V allows direct connection of RSTIN to any of the device's positive feedback pins. |

### Pin Description (continued)

| Р       | PIN     |       |   |
|---------|---------|-------|---|
| MAX1530 | MAX1531 | NAME  | FUNCTION  |
| 12      | 12      | RESET | Open-Drain Reset Output. RESET asserts low when the monitored voltage is less than the reset trip threshold. RESET goes to a high-impedance state only after the monitored voltage remains above the reset trip threshold for the duration of the reset timeout period. RESET also asserts low when VL is less than the VL undervoltage lockout threshold, EN is low, or the thermal, overcurrent or undervoltage fault latches are set.  |
| 13      | 13      | COMP  | Step-Down Regulator Compensation Input. A pole-zero pair must be added to compensate the control loop by connecting a series resistor and capacitor from COMP to AGND. (See the <i>Compensation Design</i> section.)  |
| 14      | 14      | FB    | Step-Down Regulator Feedback Input. FB regulates at 1.238V nominal. Connect FB to the center tap of a resistive voltage-divider between the step-down regulator output and AGND to set the output voltage. Place the divider close to the FB pin.   |
| 15      | 15      | ILIM  | Step-Down Regulator Current-Limit Control Input. Connect this dual-mode input to VL to set the current-limit threshold to its default value of 250mV. The overcurrent comparator compares the voltage across the low-side N-channel MOSFET with the current-limit threshold. Connect ILIM to the center tap of a resistive voltage-divider between VL and AGND to adjust the current-limit threshold to other values. In adjustable mode, the actual current-limit threshold is 1/5th of the voltage at ILIM over a 0.25V to 3.0V range. The dual-mode threshold for switchover to the 250mV default value is approximately 3.5V. |
| 16      | 16      | ONL2  | Gamma Linear Regulator (LR2) Enable Input. When EN is above its enable threshold, VL is above its UVLO threshold, and ONL2 is greater than the internal reference, LR2 is enabled. Drive ONL2 with a logic signal or, for automatic sequencing, connect a capacitor from ONL2 to AGND. If SEQ is high, EN is above its threshold, and VL is above its UVLO threshold, an internal 2µA (typ) current source charges the capacitor. Otherwise, an internal switch discharges the capacitor. Connecting various capacitors to each ONL_ pin allows the programming of the startup sequence.  |
| 17      | 17      | ONL3  | Gate-On Linear Regulator (LR3) Enable Input. When EN is above its enable threshold, VL is above its UVLO threshold, and ONL3 is greater than the internal reference, LR3 is enabled. Drive ONL3 with a logic signal or, for automatic sequencing, connect a capacitor from ONL3 to AGND. If SEQ is high, EN is above its threshold, and VL is above its UVLO threshold, an internal 2μA (typ) current source charges the capacitor. Otherwise, an internal switch discharges the capacitor. Connecting various capacitors to each ONL_ pin allows the programming of the startup sequence.  |
| 20      | 20      | PGND  | Power Ground  |
| 21      | 21      | DL    | Low-Side Gate Driver Output. DL drives the synchronous rectifier of the step-down regulator. DL swings from PGND to VL. DL remains low until VL rises above the UVLO threshold.   |
| 22      | 22      | LX    | Step-Down Regulator Current-Sense Input. The IC's current-sense amplifier inputs for current-mode control connect to IN and LX. Connect IN and LX directly to the high-side N-channel MOSFET drain and source, respectively. The low-side current-limit comparator inputs connect to LX and PGND to sense voltage across a low-side N-channel MOSFET.   |

### Pin Description (continued)

| MAX1530   MAX1531   MAKE   FUNCTION   | P       | IN      | T    |   |
|---|---------|---------|------|---|
| swings from LX to BST.  24 24 BST 3ctp-Down Regulator Boostrap Capacitor Connection for High-Side Gate Driver. Connect a Journal of State                           | MAX1530 | MAX1531 |      | FUNCTION  |
| 25 25 SEQ Sequence Control Input for IR2, LR3, LR4, and LR5. Controls the current sources and switches that charge and discharge the capacitors connected to the ONL_ pins.  26 FREQ Oscillator Frequency Select Input. Connect FREQ to VL for 500kHz operation. Connect FREQ to AGND for 250kHz operation.  27 IN Main Input Voltage (+4.5V to 28V). Bypass IN to AGND with a 1μF ceramic capacitor close to the pins. IN powers the VL linear regulator. Connect IN to the drain of the high-side MOSFET (for current sense) through a 1Ω resistor.  28 VL Internal 5V Linear Regulator Output. Connect a minimum 1μF ceramic capacitor from VL to AGND. Place the capacitor close to the pins. VL can supply up to 30mA for gate drive and external loads. VL remains active when EN is low.  29 29 AGND Analog Ground  Enable Input. This general-purpose on/off control input has an accurate 1.238V (typ) rising threshold with 5% hysteresis. This allows EN to monitor an input voltage level or other rising edge of EN clears any latched faults except for a thermal fault, which is cleared only by cycling the input power. An internal filter with a 10μs time constant prevents short giltiches from accidentally clearing the fault latch.  30 30 EN FBL1  31 FBL1  31 FBL1  32 DRV1 Low-Voltage Logic Linear Regulator (LR1) Feedback Input. FBL1 regulates at 1.245V nominal. Connect FBL1 to the center tap of a resistive voltage-divider between LR1 output AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts automatically after the step-down converter soft-start ends.  32 DRV1 Low-Voltage Logic Linear Regulator (LR1) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the Pass Transistor Selection section.)  Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used t                           | 23      | 23      | DH   |   |
| switches that charge and discharge the capacitors connected to the ONL_ pins.  26 26 FREQ Oscillator Frequency Select Input. Connect FREQ to VL for 500kHz operation. Connect FREQ to AGND for 250kHz operation.  27 27 IN Main Input Voltage (+4.5V to 28V). Bypass IN to AGND with a 1μF ceramic capacitor close to the pins. IN powers the VL linear regulator. Connect IN to the drain of the high-side MOSFET (for current sense) through a 1Ω resistor.  28 28 VL Internal SV Linear Regulator Output. Connect a minimum 1μF ceramic capacitor from VL to AGND. Place the capacitor close to the pins. VL can supply up to 30mA for gate drive and external loads. VL remains active when EN is low.  29 29 AGND Analog Ground  Enable Input. This general-purpose on/off control input has an accurate 1.238V (typ) rising threshold with 5% hysteresis. This allows EN to monitor an input voltage level or other analog parameter. If EN is less than its threshold, then the main step-down and all linear regulators are turned off. VL and the internal reference remain active when EN is low. The rising edge of EN clears any latched faults except for a thermal fault, which is cleared only by cycling the input power. An internal littler with a 10μs time constant prevents short giltches from accidentally clearing the fault latch.  20 Low-Voltage Logic Linear Regulator (LR1) Feedback Input. FBL1 regulates at 1.245V nominal. Connect FBL1 to the center tap of a resistive voltage-divider between LR1 output AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts automatically after the step-down converter soft-start ends.  21 Low-Voltage Logic Linear Regulator (LR1) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the <i>Pass Transistor Selection</i> section.)  22 Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in                      | 24      | 24      | BST  |   |
| 27 27 IN Main Input Voltage (+4.5V to 28V). Bypass IN to AGND with a 1μF ceramic capacitor close to the pins. IN powers the VL linear regulator. Connect IN to the drain of the high-side MOSFET (for current sense) through a 1Ω resistor.  28 28 VL Internal 5V Linear Regulator Output. Connect a minimum 1μF ceramic capacitor from VL to AGND. Place the capacitor close to the pins. VL can supply up to 30mA for gate drive and external loads. VL remains active when EN is low.  29 29 AGND Analog Ground  Enable Input. This general-purpose on/off control input has an accurate 1.238V (typ) rising threshold with 5% hysteresis. This allows EN to monitor an input voltage level or other analog parameter. If EN is less than its threshold, then the main step-down and all linear regulators are turned off. VL and the internal reference remain active when EN is low. The rising edge of EN clears any latched faults except for a thermal fault, which is cleared only by cycling the input power. An internal filter with a 10μs time constant prevents short glitches from accidentally clearing the fault latch.  29 32 BRU1 FBL1  31 FBL1  31 FBL1  32 BRU2 Connect FBL1 to the center tap of a resistive voltage-divider between LR1 output AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts automatically after the step-down converter soft-start ends.  29 Low-Voltage Logic Linear Regulator (LR1) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the <i>Pass Transistor Selection</i> section.)  30 Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input and connect                       | 25      | 25      | SEQ  |   |
| 27 IN close to the pins. IN powers the VL linear regulator. Connect IN to the drain of the high-side MOSFET (for current sense) through a 12 resistor.  28 28 VL Internal 5V Linear Regulator Output. Connect a minimum 1µF ceramic capacitor from VL to AGND. Place the capacitor close to the pins. VL can supply up to 30mA for gate drive and external loads. VL remains active when EN is low.  29 29 AGND Analog Ground  Enable Input. This general-purpose on/off control input has an accurate 1.238V (typ) rising threshold with 5% hysteresis. This allows EN to monitor an input voltage level or other analog parameter. If EN is less than its threshold, then the main step-down and all linear regulators are turned off. VL and the internal reference remain active when EN is low. The rising edge of EN clears any latched faults except for a thermal fault, which is cleared only by cycling the input power. An internal filter with a 10µs time constant prevents short glitches from accidentally clearing the fault latch.  31 FBL1  31 FBL1  32 DRV1  AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts automatically after the step-down converter soft-start ends.  33 Low-Voltage Logic Linear Regulator (LR1) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the <i>Pass Transistor Selection</i> section.)  34 Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input acconnect CSH and CSL to its positive and negative terminals. The controller sets the fault latch when V <sub>CSH</sub> - V <sub>CSL</sub> exceeds the 300mV (typ) overcurrent threshold. An internal lowpass filter pr | 26      | 26      | FREQ |   |
| 28  | 27      | 27      | IN   | close to the pins. IN powers the VL linear regulator. Connect IN to the drain of the high-  |
| Enable Input. This general-purpose on/off control input has an accurate 1.238V (typ) rising threshold with 5% hysteresis. This allows EN to monitor an input voltage level or other analog parameter. If EN is less than its threshold, then the main step-down and all linear regulators are turned off. VL and the internal reference remain active when EN is low. The rising edge of EN clears any latched faults except for a thermal fault, which is cleared only by cycling the input power. An internal filter with a 10µs time constant prevents short glitches from accidentally clearing the fault latch.    Low-Voltage Logic Linear Regulator (LR1) Feedback Input. FBL1 regulates at 1.245V nominal. Connect FBL1 to the center tap of a resistive voltage-divider between LR1 output AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts automatically after the step-down converter soft-start ends.    Low-Voltage Logic Linear Regulator (LR1) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the Pass Transistor Selection section.)    Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input and connect CSH and CSL to its positive and negative terminals. The controller sets the fault latch when V <sub>CSH</sub> - V <sub>CSL</sub> exceeds the 300mV (typ) overcurrent threshold. An internal lowpass filter prevents large currents of short duration (less than 50µs) or noise glitches from setting the latch. If the overcurrent protection is not used, connect CSH and CSL to VL.  | 28      | 28      | VL   | to AGND. Place the capacitor close to the pins. VL can supply up to 30mA for gate drive   |
| threshold with 5% hysteresis. This allows EN to monitor an input voltage level or other analog parameter. If EN is less than its threshold, then the main step-down and all linear regulators are turned off. VL and the internal reference remain active when EN is low. The rising edge of EN clears any latched faults except for a thermal fault, which is cleared only by cycling the input power. An internal filter with a 10µs time constant prevents short glitches from accidentally clearing the fault latch.  Low-Voltage Logic Linear Regulator (LR1) Feedback Input. FBL1 regulates at 1.245V nominal. Connect FBL1 to the center tap of a resistive voltage-divider between LR1 output AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts automatically after the step-down converter soft-start ends.  Low-Voltage Logic Linear Regulator (LR1) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the <i>Pass Transistor Selection</i> section.)  Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input and connect CSH and CSL to its positive and negative terminals. The controller sets the fault latch when V <sub>CSH</sub> - V <sub>CSL</sub> exceeds the 300mV (typ) overcurrent threshold. An internal lowpass filter prevents large currents of short duration (less than 50µs) or noise glitches from setting the latch. If the overcurrent protection is not used, connect CSH and CSL to VL.   | 29      | 29      | AGND | Analog Ground   |
| 1 PBL1 nominal. Connect FBL1 to the center tap of a resistive voltage-divider between LR1 output AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts automatically after the step-down converter soft-start ends.  Low-Voltage Logic Linear Regulator (LR1) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the Pass Transistor Selection section.)  Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input and connect CSH and CSL to its positive and negative terminals. The controller sets the fault latch when V <sub>CSH</sub> - V <sub>CSL</sub> exceeds the 300mV (typ) overcurrent threshold. An internal lowpass filter prevents large currents of short duration (less than 50µs) or noise glitches from setting the latch. If the overcurrent protection is not used, connect CSH and CSL to VL.   | 30      | 30      | EN   | threshold with 5% hysteresis. This allows EN to monitor an input voltage level or other analog parameter. If EN is less than its threshold, then the main step-down and all linear regulators are turned off. VL and the internal reference remain active when EN is low. The rising edge of EN clears any latched faults except for a thermal fault, which is cleared only by cycling the input power. An internal filter with a 10µs time constant prevents short   |
| DRV1 MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the <i>Pass Transistor Selection</i> section.)  Overcurrent Protection Positive Input. CSH is also the supply input for the overcurrent sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input and connect CSH and CSL to its positive and negative terminals. The controller sets the fault latch when V <sub>CSH</sub> - V <sub>CSL</sub> exceeds the 300mV (typ) overcurrent threshold. An internal lowpass filter prevents large currents of short duration (less than 50µs) or noise glitches from setting the latch. If the overcurrent protection is not used, connect CSH and CSL to VL.   | 31      | 31      | FBL1 | nominal. Connect FBL1 to the center tap of a resistive voltage-divider between LR1 output AGND to set the output voltage. Place the divider close to the FBL1 pin. LR1 starts   |
| sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input and connect CSH and CSL to its positive and negative terminals. The controller sets the fault latch when V <sub>CSH</sub> - V <sub>CSL</sub> exceeds the 300mV (typ) overcurrent threshold. An internal lowpass filter prevents large currents of short duration (less than 50µs) or noise glitches from setting the latch. If the overcurrent protection is not used, connect CSH and CSL to VL.  | 32      | 32      | DRV1 | MOSFET. Connect DRV1 to the base of an external PNP pass transistor. (See the Pass  |
| CSL Overcurrent Protection Negative Input. See CSH above.   |         | 5       | CSH  | sense block. CSH and CSL can be used to sense any current in the application circuit and to shut the device down in an overcurrent condition. This feature is typically used to protect the main input or the input to one of the linear regulators since they do not have their own current limits. Insert an appropriate sense resistor in series with the protected input and connect CSH and CSL to its positive and negative terminals. The controller sets the fault latch when V <sub>CSH</sub> - V <sub>CSL</sub> exceeds the 300mV (typ) overcurrent threshold. An internal lowpass filter prevents large currents of short duration (less than 50µs) or noise glitches from setting the latch. If the overcurrent protection is not used, connect CSH and |
| 1   | _       | 6       | CSL  | Overcurrent Protection Negative Input. See CSH above.   |

### Pin Description (continued)

| PIN     |         | T    |   |  |  |
|---------|---------|------|---|--|--|
| MAX1530 | MAX1531 | NAME | FUNCTION  |  |  |
| _       | 7       | FBL4 | Source Drive Linear Regulator (LR4) Feedback Input. FBL4 regulates at 1.245V nominal. Connect FBL4 to the center tap of a resistive voltage-divider between the LR4 output and AGND to set the output voltage. Place the divider close to the FBL4 pin.   |  |  |
| _       | 8       | DRV4 | Source Drive Linear Regulator (LR4) Base Drive. Open drain of an internal N-channel MOSFET. Connect DRV4 to the base of an external PNP pass transistor to form a positive linear regulator. (See the <i>Pass Transistor Selection</i> section.)  |  |  |
| _       | 9       | FBL5 | Gate-Off Linear Regulator (LR5) Feedback Input. FBL5 regulates at 125mV nominal.  Connect FBL5 to the center tap of a resistive voltage-divider between the LR5 output and the internal 5V linear regulator output (VL) to set the output voltage. Place the divider close to the FBL5 pin.   |  |  |
| _       | 10      | DRV5 | Gate-Off Linear Regulator (LR5) Base Drive. Open drain of an internal P-channel MOSFI Connect DRV5 to the base of an external NPN pass transistor to form a negative linear roltage regulator. (See the Pass Transistor Selection section.)   |  |  |
| _       | 18      | ONL4 | Source Drive Linear Regulator (LR4) Enable Input. When EN is above its enable threshold. VL is above its UVLO threshold, and ONL4 is greater than the internal reference, LR4 is enabled. Drive ONL4 with a logic signal or, for automatic sequencing, connect a capac from ONL4 to AGND. If SEQ is high, EN is above its threshold, and VL is above its UVLO threshold, an internal 2µA (typ) current source charges the capacitor. Otherwise, an internal switch discharges the capacitor. Connecting various capacitors to each ONL_pallows the programming of the startup sequence.     |  |  |
| _       | 19      | ONL5 | Gate-Off Linear Regulator (LR5) Enable Input. When EN is above its enable threshold, VL is above its UVLO threshold, and ONL5 is greater than the internal reference, LR5 is enabled. Drive ONL5 with a logic signal or, for automatic sequencing, connect a capacitor from ONL5 to AGND. If SEQ is high, EN is above its threshold, and VL is above its UVLO threshold, an internal 2µA (typ) current source charges the capacitor. Otherwise, an internal switch discharges the capacitor. Connecting various capacitors to each ONL_ pin allows the programming of the startup sequence. |  |  |
| _       | _       | EP   | Exposed Paddle. Internally connected to GND. Connect EP to a large ground plane to improve thermal dissipation. Do not use as the main ground connection of the IC.   |  |  |




Figure 1. MAX1531 Standard Application Circuit

14 \_\_\_\_\_\_ *NIXIN* 




Figure 2. MAX1530 Standard Application Circuit

Table 1. Selected Component List

| DESIGNATION | DESCRIPTION   |
|-------------|---|
| C3          | 4.7μF, 25V X7R ceramic capacitor (1210)<br>TDK C3225X7R1E475K                       |
| C7          | 22μF, 6.3V X7R ceramic capacitor<br>TDK C3216X7R0J226M                              |
| C9          | 10μF, 6.3V X5R ceramic capacitor<br>TDK C2012X5R0J106M                              |
| C12, C19*   | 0.47µF, 16V X7R ceramic capacitors (0805)<br>TDK C2012X7R1C474K                     |
| C13         | 4.7μF, 16V X7R ceramic capacitor<br>TDK C3216X7R1C475K                              |
| C21, C22    | 2.2µF, 25V X7R ceramic capacitors (1206)<br>TDK C3216X7R1C475M                      |
| D1, D6*     | 100mA, 30V Schottky diodes (SOD523)<br>Central Semiconductor CMOSH-3                |
| D2          | 100mA, 75V, small-signal switching diode,<br>SOT23 Fairchild Semiconductor MMBD4148 |

| DESIGNATION   | DESCRIPTION   |
|---------------|---|
| D3*, D4*, D5* | 200mA, 25V dual Schottky diodes (SOT23)<br>Fairchild BAT54S                   |
| L1            | 10μH, 2.3A (DC) inductor<br>Sumida CDR7D28MN-100                              |
| N1            | 2.5A, 30V dual N-channel MOSFET (6-pin<br>Super SOT)<br>Fairchild FDC6561AN   |
| Q1, Q4        | 3A, 60V low-saturation PNP bipolar transistors (SOT-223)<br>Fairchild NZT660A |
| Q2, Q3*       | 200mA, 40V PNP bipolar transistors (SOT23)<br>Fairchild MMBT3906              |
| Q5*, Q6*      | 200mA, 40V NPN bipolar transistors (SOT23)<br>Fairchild MMBT3904              |

#### **Table 2. Component Suppliers**

| SUPPLIER     | PHONE        | FAX          | WEBSITE                |
|--------------|--------------|--------------|------------------------|
| Central Semi | 516-435-1110 | 516-435-1824 | www.centralsemi.com    |
| Fairchild    | 888-522-5372 | 972-910-8036 | www.fairchildsemi.com  |
| Sumida       | 847-956-0666 | 847-956-0702 | www.sumida.com         |
| TDK          | 847-803-6100 | 847-390-4405 | www.components.tdk.com |

#### Standard Application Circuit

The standard application circuit (Figure 1) of the MAX1531 is a complete power-supply system for TFT LCD monitors. The circuit generates a 3.3V/1.5A main output, a 2.5V/500mA output for the timing controller and digital sections of source/gate drive ICs, a 10V/500mA source drive supply voltage, a 9.7V/50mA gamma reference, a 25V/20mA gate-on voltage, and a -10V/50mA gate-off voltage. The input voltage is 12V ±10%. Table 1 lists the selected components and Table 2 lists the component suppliers. The standard application circuit (Figure 2) of the MAX1530 is similar to the MAX1531 application circuit except that gate-on and gate-off voltages are eliminated.

#### **Detailed Description**

The MAX1530/MAX1531 power-supply controllers provide logic and bias power for LCD monitors. Figure 3 shows the IC functional diagram. The main step-down controller employs a current-mode PWM control method to ease compensation requirements and provide excellent load- and line-transient response. The use of synchronous rectification yields excellent efficiency.

The MAX1530 includes three analog gain blocks to control three auxiliary positive linear regulators, and the MAX1531 includes five analog gain blocks to control four positive and one negative linear regulators. Use the positive gain blocks to generate low-voltage rails directly from the input voltage or the main step-down converter output, or higher voltages using charge

\_\_ /N/XI/N

<sup>\*</sup>For MAX1531 only.




Figure 3. IC Functional Diagram




Figure 4. Step-Down Controller Block Diagram

pumps attached to the switching node or extra windings coupled to the step-down converter inductor. The negative gain block (MAX1531) can be used in conjunction with a charge pump or coupled winding to generate the LCD gate-off voltage or other negative supplies.

#### **Step-Down Controller**

The MAX1530/MAX1531 include step-down controllers that use a fixed-frequency current-mode PWM control scheme (Figure 4). An internal transconductance amplifier establishes an integrated error voltage at the COMP pin. The heart of the current-mode PWM controller is an open-loop comparator that compares an integrated voltage-feedback signal with an amplified current-sense signal plus a slope-compensation ramp. At each rising edge of the internal clock, the high-side MOSFET turns on until the PWM comparator trips or the maximum duty cycle is reached. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in a magnetic field. The current-mode feedback system regulates the peak inductor current as a function of the output voltage error signal. Since the average inductor current is nearly the same as the peak inductor current (assuming that the inductor value is relatively high to minimize ripple current), the circuit acts as a switch-mode transconductance amplifier. That pushes the output LC filter pole, normally found in a voltage-mode PWM, to a higher frequency. To preserve loop stability, the slopecompensation ramp is summed into the main PWM comparator.

During the second half of the cycle, the high-side MOS-FET turns off and the low-side N-channel MOSFET turns on. Now the inductor releases the stored energy as its current ramps down, providing current to the output. The output capacitor stores charge when the inductor current exceeds the load current and discharges when the inductor current is lower, smoothing the voltage across the load. Under overload conditions, when the inductor current exceeds the selected current limit (see Current Limit Circuit), the high-side MOSFET is not turned on at the rising edge of the clock and the low-side MOSFET remains on to let the inductor current ramp down.

Under light-load conditions, the MAX1530/MAX1531 maintain a constant switching frequency to minimize cross-regulation errors in applications that use a transformer. The low-side gate-drive waveform is the complement of the high-side gate-drive waveform, which causes the inductor current to reverse under light loads.

#### **Current-Sense Amplifier**

The MAX1530/MAX1531s' current-sense circuit amplifies the current-sense voltage generated by the highside MOSFET's on-resistance. This amplified current-sense signal and the internal slope compensation signal are summed together and fed into the PWM comparator's inverting input. Place the high-side MOSFET near the controller, and connect IN and LX to the MOSFET using Kelvin-sense connections to guarantee current-sense accuracy and improve stability.

#### Current-Limit Circuit

The MAX1530/MAX1531 include two current-limit circuits that use the two MOSFETs' on-resistances as current-sensing elements (Figure 4). The high-side MOSFET's voltage is used with a fixed 400mV (typ) current-limit threshold during the high-side on-times. The low-side MOSFET's voltage is used with an adjustable current-limit threshold during the low-side on-times. Using both circuits together ensures that the current is always measured and controlled.

The high-side MOSFET current limit employs a peak current limit. If the voltage across the high-side MOSFET, measured from IN to LX, exceeds the 400mV threshold during an on-time, the high-side MOSFET turns off and the low-side MOSFET turns on.

The low-side MOSFET current-limit circuit employs a "valley" current limit. If the voltage across the low-side MOSFET, measured from LX to PGND, exceeds the low-side threshold at the end of a low-side on-time, the low-side MOSFET remains on and the high-side MOSFET stays off for the entire next cycle.

The ILIM pin is a dual-mode input. When ILIM is connected to VL, a default low-side current limit of 250mV (typ) is used. If ILIM is connected to a voltage between 250mV and 3V, the low-side current limit is typically 1/5th the ILIM voltage.

The MAX1530/MAX1531s' current limits are comparatively inaccurate, since the maximum load current is a function of the MOSFETs' on-resistances and the inductor value, as well as the accuracy of the two thresholds. However, using MOSFET current sensing reduces both cost and circuit size and increases efficiency, since sense resistors are not needed.

#### MOSFET Gate Drivers (DH, DL)

The DH and DL drivers are optimized for driving moderate-size high-side and low-side MOSFETs. Adaptive dead-time circuits monitor the DL and DH drivers and prevent either FET from turning on until the other is fully off. This algorithm allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. When the gates are turning off, there must be low-resistance, low-inductance paths from the gate drivers to the MOSFET gates for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry in the MAX1530/MAX1531 interpret the MOSFET gate as "off" while gate charge actually remains. Use short, wide traces measuring less than 50 squares (at least 20 mil wide if the MOSFET is 1 in from the device).

It is advantageous to slow down the turn-on of both gate drivers if there is noise coupling between the switching regulator and the linear regulators. The noise coupling can result in excessive switching ripple on the linear regulator outputs. Slowing down the turn-on of the gate drivers proves to be an effective way of reducing the output ripple. Take care to ensure that the turnoff times are not affected at the same time. As explained above, slowing down the turn-off times may result in shoot-through problems. In Figure 1, a  $10\Omega$ resistor (R5) is inserted in series with the BST pin to slow down the turn-on of the high-side MOSFET (N1-B) without affecting the turn-off. A  $10\Omega$  resistor (R6) is also inserted between DL and the gate of the low-side MOS-FET (N1-A) to slow its turn-on. Because the gate resistor would slow down the turn-off time, connect a switching diode (D2) (such as 1N4148) in parallel with the gate resistor as shown in Figure 1 to prevent potential shoot-through.

#### High-Side Gate-Drive Supply (BST)

A flying-capacitor bootstrap circuit generates gatedrive voltage for the high-side N-channel switch (Figure 1). The capacitor C5 between BST and LX is alternately

charged from the VL supply and placed parallel to the high-side MOSFET's gate-source terminals.

On startup, the synchronous rectifier (low-side MOS-FET) forces LX to ground and charges the boost capacitor from VL through diode D1. On the second half-cycle, the switch-mode power supply turns on the high-side MOSFET by closing an internal switch between BST and DH. This provides the necessary gate-to-source voltage to turn on the high-side switch, an action that boosts the 5V gate-drive signal above the input voltage.

#### Oscillator Frequency Selection (FREQ)

The FREQ pin can be used to select the switching frequency of the step-down regulator. Connect FREQ to VL for 500kHz operation. Connect FREQ to AGND for 250kHz operation. The 500kHz operation minimizes the size of the inductor and capacitors. The 250kHz operation improves efficiency by 2% to 3%.

#### **Linear Regulator Controllers**

The MAX1530/MAX1531 include three positive linear regulator controllers, LR1, LR2, and LR3. These linear regulator controllers can be used with external pass transistors to regulate supplies for TFT LCDs. The MAX1531 includes an additional positive linear regulator controller (LR4) and a negative linear regulator controller (LR5).

#### Low-Voltage Logic Regulator Controller (LR1)

LR1 is an analog gain block with an open-drain N-channel output. It drives an external PNP pass transistor with a  $6.8k\Omega$  base-to-emitter resistor. Its guaranteed base drive sink current is at least 3mA. The regulator including transistor Q1 in Figure 1 uses a  $10\mu$ F output capacitor and is designed to deliver 500mA at 2.5V.

LR1 is typically used to generate low-voltage logic supplies for the timing controller and the digital sections of the TFT LCD source/gate driver ICs.

LR1 is enabled when the soft-start of the main stepdown regulator is complete. (See the *Startup Sequence* (ONL\_,SEQ) section.) Each time it is enabled, the controller goes through a soft-start routine that ramps up its internal reference DAC. (See the *Soft-Start* section.)

#### Gamma Regulator Controller (LR2)

LR2 is an analog gain block with an open-drain N-channel output. It drives an external PNP pass transistor with a  $6.8 k\Omega$  base-to-emitter resistor. Its guaranteed base drive sink current is at least 2mA. The regulator including transistor Q2 in Figure 1 uses a  $0.47 \mu F$  output capacitor and is designed to deliver 50mA at 9.7V.

LR2 is typically used to generate the TFT LCD gamma reference voltage, which is usually 0.3V below the source drive supply voltage.

LR2 is enabled when the step-down regulator is enabled and the voltage on ONL2 exceeds ONL2 input threshold (1.238V typ). (See the *Startup Sequence (ONL\_,SEQ)* section.) Each time it is enabled, the controller goes through a soft-start routine that ramps up its internal reference DAC. (See the *Soft-Start* section).

#### Linear Regulator Controller (LR3)

LR3 is an analog gain block with an open-drain N-channel output. It drives an external PNP pass transistor with a 6.8k $\Omega$  base-to-emitter resistor. Its guaranteed base drive sink current is at least 2mA. The regulator, including Q3 in Figure 1, uses a 0.47 $\mu$ F output capacitor and is designed to deliver 20mA at 25V. The regulator including Q3 in Figure 2 uses a 4.7 $\mu$ F output capacitor and is designed to deliver 500mA at 10V.

For the MAX1531 (Figure 1), LR3 is typically used to generate the TFT LCD gate driver's gate-on voltage. A sufficient input voltage can be produced using a charge-pump circuit as shown in Figure 1. Note that the voltage rating of the DRV3 output is 28V. If higher voltages are present, an external cascode NPN transistor (Q6) should be used with the emitter connected to DRV3, the base to V<sub>IN</sub> (which is the connection point of C1 and R12 in Figure 1), and the collector to the base of the PNP pass transistor (Figure 1). For the MAX1530 (Figure 2), LR3 is typically used to generate the TFT LCD source drive supply voltage. The input for this regulator can come directly from the input supply, be produced from an external step-up regulator, or from an extra winding coupled to the main step-down regulator inductor.

LR3 is enabled when the step-down regulator is enabled and the voltage on ONL3 exceeds the ONL3 input threshold (1.238V typ). (See the *Startup Sequence (ONL\_,SEQ)* section.) Each time it is enabled, the controller goes through a soft-start routine that ramps up its internal reference DAC. (See the *Soft-Start* section.)

### Source Drive Regulator Controller (LR4) (MAX1531 Only)

LR4 is an analog gain block with an open-drain N-channel output. It drives an external PNP pass transistor with a 1.5k $\Omega$  base-to-emitter resistor. Its guaranteed base drive sink current is at least 10mA. The regulator including Q4 in Figure 1 uses a 4.7 $\mu$ F output capacitor and is designed to deliver 500mA at 10V. The regulator's fast transient response allows it to handle brief peak currents up to 2A.

LR4 is typically used to generate the TFT LCD source drive supply voltage. The input for this regulator can come directly from the input supply, be produced from an external step-up regulator, or from an extra winding coupled to the main step-down regulator inductor.

LR4 is enabled when the step-down regulator is enabled and the voltage on ONL4 exceeds the ONL4 input threshold (1.238V typ). (See the *Startup Sequence (ONL\_,SEQ)* section.) Each time it is enabled, the regulator goes through a soft-start routine that ramps up its internal reference DAC from 0V to 1.238V (typ). (See the *Soft-Start* section.)

The standard application circuit in Figure 1 powers the LR4 regulator directly from the input supply and uses the MAX1531's general-purpose overcurrent protection function to protect the input supply from excessive load currents. (See the *Overcurrent Protection* section.)

#### Gate-Off Regulator Controller (LR5) (MAX1531 Only)

LR5 is an analog gain block with an open-drain P-channel output. It drives an external NPN pass transistor with a  $6.8 k\Omega$  base-to-emitter resistor. Its guaranteed base drive sink current is at least 2mA. The regulator including Q5 in Figure 1 uses a  $0.47 \mu F$  output capacitor and is designed to deliver 10mA at -10V.

LR5 is typically used to generate the TFT LCD gate driver's gate-off voltage. A negative input voltage can be produced using a charge-pump circuit as shown in Figure 1. Use as many stages as necessary to obtain the required output voltage.

LR5 is enabled when the step-down regulator is enabled and the voltage on ONL5 exceeds the ONL5 input threshold (1.238V typ). (See the *Startup Sequence (ONL\_,SEQ)* section.) Each time it is enabled, the regulator goes through a soft-start routine that ramps down its internal reference DAC from VL to 125mV (typ). (See the *Soft-Start* section.)

#### Internal 5V Linear Regulator (VL)

All MAX1530/MAX1531 functions, except the thermal sensor, are internally powered from the on-chip, low-dropout 5V regulator. The maximum regulator input voltage ( $V_{IN}$ ) is 28V. Bypass the regulator's output (VL) with at least a 1µF ceramic capacitor to AGND. The  $V_{IN}$ -to-VL dropout voltage is typically 200mV, so when  $V_{IN}$  is less than 5.2V, VL is typically  $V_{IN}$  - 200mV. The internal linear regulator can source up to 30mA to supply the device, power the low-side gate driver, charge the external boost capacitor, and supply small external loads. When driving particularly large MOSFETs, little or no regulator current may be available for external

20 \_\_\_\_\_\_ /II/XI/II

loads. For example, when switched at 500kHz, large MOSFETs with a total of 40nC total gate charge would require 40nC × 500kHz, which is approximately 20mA.

#### **On/Off Control (EN)**

The EN pin has an accurate 1.238V (typ) rising threshold with 5% hysteresis. The accurate threshold allows it to be used to monitor the input voltage or other analog signals of interest. If V<sub>EN</sub> voltage is less than its threshold, then the step-down regulator and all linear regulators are turned off. VL and the internal reference remain active when EN is low to allow an accurate EN threshold. A rising edge on the pin clears any latched faults except for a thermal fault, which is cleared only by cycling the input power.

#### **Undervoltage Lockout**

If VL drops below 3.4V (typ), the MAX1530/MAX1531 assume that the supply voltage is too low to make valid decisions. Therefore, the undervoltage lockout (UVLO) circuitry turns off all the internal bias supplies. Switching is inhibited, and the DL and DH gate drivers are forced low. After VL rises above 3.5V (typ), the fault and thermal shutdown latches are cleared and startup begins if EN is above its threshold.

#### Startup Sequence (ONL\_, SEQ)

The MAX1530/MAX1531 are not enabled unless all four of the following conditions are met: 1) VL exceeds the UVLO threshold, 2) EN is above 1.238V, 3) the fault latch is not set, and 4) the thermal shutdown latch is not set. After all four conditions are met, the step-down controller starts switching and enables soft-start (Figure 5). After the step-down regulator soft-start is done, the low-voltage logic linear regulator controller (LR1) soft-starts.

The remaining linear regulator controllers and the sequence block that can be used to control them are enabled at the same time as the step-down regulator. The SEQ logic input is used in combination with the ONL\_ pins to control the startup sequence. When SEQ is high and the sequence block is enabled, each ONL\_ pin sources  $2\mu A$  (typ). When the voltage on an ONL\_ pin reaches 1.238V (typ), its respective linear regulator controller (LR\_) is enabled. When SEQ is low or the sequence block is not enabled, each ONL\_ pin is connected to ground through a 1.5k $\Omega$  internal MOSFET.

The sequence block allows the user to program the startup of LR2 to LR5 in any desired sequence. If no capacitor is placed on an ONL\_ pin, its LR\_ controller starts immediately after the sequence block is enabled and SEQ goes high. Placing a 1.5nF capacitor on an ONL\_ pin provides about 1ms delay for the respective




Figure 5. Startup Conditions




Figure 6. Single-Capacitor Sequence Configuration

LR\_ controller. Placing different size capacitors on each ONL\_ pin allows any arbitrary startup sequence.

An arbitrary startup sequence can also be created with a single capacitor (Figure 6). Capacitor C1, together with the 8µA current (2µA per ONL\_ pin), is chosen to provide the desired delay for the controller that starts last (ONLd). Using 0.1µF for C1 provides about 16ms

total delay. Because of the 6µA current flowing through R1 (51k $\Omega$ ), the voltage on ONLc is 0.31V greater than the voltage on ONLd and it crosses the 1.238V threshold and enables its LR\_ controller about 4ms before ONLd's controller. Similarly, the 4µA current through R2 (75k $\Omega$ ) and the 2µA current through R3 (150k $\Omega$ ) cause their LR\_ controllers to each start about 4ms before the next one. Any desired sequence and delay can be programmed by calculating the charge rate of C1 and voltage drops across R1 through R3.

#### **Soft-Start**

The soft-start function controls the slew rate of the output voltages and reduces inrush currents during start-up. Each regulator (step-down, LR1 to LR5) goes through a soft-start routine after it is enabled. During soft-start, the reference voltage for each positive regulator gradually ramps up from 0V to the internal reference in 32 steps. The reference voltage of the negative regulator ramps down from VL to 125mV in 32 steps. The total soft-start period for each regulator is 1024 clock cycles for 250kHz switching frequency and 2048 clock cycles for 500kHz switching frequency.

#### Reset

The MAX1530/MAX1531 include an open-drain timed microprocessor supervisor function to ensure proper startup of digital circuits. The RESET output asserts low whenever RSTIN is less than the RSTIN trip threshold. RESET also asserts low when VL is less than the VL UVLO threshold, EN is low, or the thermal, undervoltage or overcurrent fault latches are set. RESET enters the high-impedance state only after RSTIN remains above the trip threshold for the duration of the reset timeout period. The state of RESET has no effect on other portions of the IC.

The RSTIN threshold (1.114V typ) is designed to allow RSTIN to directly connect to any of the MAX1530/MAX1531s' feedback input pins, eliminating the need for an additional resistive divider. Typically, RSTIN is connected to FB or FBL1 to monitor the supply voltage for digital logic ICs, but it can be used to monitor any desired output voltage or it can even be used as a general-purpose comparator.

#### **Fault Protection**

#### Undervoltage Protection

After its soft-start is done, if the output of the main stepdown regulator or any of the linear-regulator outputs (LR1 to LR5) are below 90% of their normal regulation point, the MAX1530/MAX1531 activate an internal fault timer. If the fault condition remains continuously for the entire fault timer duration, the MAX1530/MAX1531 set the fault latch, shutting down all the regulator outputs. Undervoltage faults do not turn off VL. Once the fault condition is removed, cycling the input voltage or applying a rising edge on SEQ or EN clears the fault latch and reactivates the device.

#### **Thermal Protection**

The thermal protection limits total power dissipation in the MAX1530/MAX1531. If the junction temperature exceeds +160°C, a thermal sensor immediately sets the thermal fault latch, shutting off all the IC's outputs including VL, allowing the device to cool down. The only way to clear the thermal fault latch is to cycle the input voltage after the device cools down by at least 15°C.

### Overcurrent Protection Block (CSH, CSL) (MAX1531 Only)

The MAX1531 includes an uncommitted overcurrent protection block that can be used to measure any input or output current, using a current-sense resistor or other sense element. If the measured current exceeds the overcurrent protection threshold (300mV typ), the MAX1531 immediately sets the undervoltage fault latch, shutting down all the regulator outputs. Overcurrent faults do not turn off VL. An internal lowpass filter prevents large current transients of short duration (less than 50µs) from setting the latch. Once the overcurrent condition is removed, cycling the input voltage clears the fault latch and reactivates the device. A rising edge on SEQ or EN also clears the fault latch.

In Figure 1's circuit, the overcurrent protection is used with the LR4 source driver regulator since that regulator is powered directly from the input supply and has no current limit of its own. The current-sense resistor is placed in series with the input supply, before the linear regulator's external PNP pass transistor. CSH and CSL are connected to the positive and negative sides of the sense resistor.

#### Design Procedures

#### Main Step-Down Regulator

#### **Inductor Selection**

Three key inductor parameters must be specified: inductance value (L), peak current (IPEAK), and DC resistance (RDC). The following equation includes a constant, LIR, which is the ratio of peak-to-peak inductor ripple current to DC load current. A higher LIR value allows smaller inductance, but results in higher losses and higher ripple. A good compromise between size and losses is typically found at a 30% ripple current to

load current ratio (LIR = 0.3), which corresponds to a peak inductor current 1.15 times the DC load current:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times I_{LOAD(MAX)} \times LIR}$$

where I<sub>LOAD(MAX)</sub> is the maximum DC load current, and the switching frequency f<sub>SW</sub> is 500kHz when FREQ is tied to VL, and 250kHz when FREQ is tied to AGND. The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, and efficiency. Lower inductor values minimize size and cost, but they also increase the output ripple and reduce the efficiency due to higher peak currents. On the other hand, higher inductor values increase efficiency, but at some point increased resistive losses due to extra turns of wire will exceed the benefit gained from lower AC current levels.

The inductor's saturation current must exceed the peak inductor current. The peak current can be calculated by:

$$I_{RIPPLE} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times L \times V_{IN}}$$
$$I_{PEAK} = I_{LOAD(MAX)} + \frac{I_{RIPPLE}}{2}$$

The inductor's DC resistance should be low for good efficiency. Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, though powdered iron is inexpensive and can work well at 250kHz. Shielded-core geometries help keep noise, EMI, and switching waveform jitter low.

#### MOSFET Selection and Current-Limit Setting

The MAX1530/MAX1531s' step-down controller drives two external logic-level N-channel MOSFETs. Since the RDS(ON) of each MOSFET is used as a sense resistor to provide current-sense signals to the PWM, their RDS(ON) values are important considerations in component selection.

The R<sub>DS(ON)</sub> of the high-side MOSFET (N1) provides an inductor current-sense signal for current-mode operation and also provides a crude maximum current limit during the high-side on-time that prevents runaway currents if the inductor saturates. The MOSFET voltage is measured across the high-side MOSFET from V<sub>IN</sub> to LX and is limited to 400mV (typ). To ensure the desired output current with sufficient margin, choose a MOSFET with R<sub>DS(ON)</sub> low enough that the peak current does not generate more than 340mV across the MOSFET, even when the MOSFET is hot. If the MOSFET's

R<sub>DS(ON)</sub> is not specified at a suitable temperature, use the maximum room temperature specification and add 0.5% per °C for the R<sub>DS(ON)</sub> increase with temperature:

$$I_{PEAK} \times R_{DS(ON)\_HOT} < 340 \text{mV}$$

To ensure stable operation of the current-mode PWM, the minimum current-sense ripple signal should exceed 12mV. Since this value depends on the minimum RDS(ON) of the high-side MOSFET, which is not typically a specified parameter, a good rule of thumb is to choose the typical room temperature RDS(ON) about 2 times the amount needed for this:

$$I_{RIPPLE} \times R_{DS(ON)}$$
 TYP > 24mV

For example, Figure 1's circuit is designed for 1.5A and uses a dual MOSFET (N1) for both the high-side and low-side MOSFETs. Its maximum RDS(ON) at room temperature is  $145 \text{m}\Omega$  and an estimate of its maximum RDS(ON) at our chosen maximum temperature of  $+85^{\circ}\text{C}$  is  $188 \text{m}\Omega$ . Since the inductor ripple current is 0.5A, the peak current through the MOSFET is 1.75A. So the maximum peak current-sense signal is 330 mV, which is less than 340 mV. Using the typical RDS(ON) of  $113 \text{m}\Omega$  and the ripple current of 0.5A, the current ripple signal for the PWM is 56 mV, much greater than the required 24 mV.

The RDS(ON) of the low-side MOSFET (also N1) provides current-limit information during the low-side ontime that inhibits a high-side on-time if the MOSFET voltage is too high. The voltage is measured across the low-side MOSFET from PGND to LX and the threshold is set by ILIM. To use the preset 250mV (typ) threshold, connect ILIM to VL and choose a MOSFET with RDS(ON) low enough that the "valley" current does not generate more than 190mV across the MOSFET, even when the MOSFET is hot. If the MOSFET's RDS(ON) is not specified at a suitable temperature, use the maximum room temperature specification and add 0.5% per °C for the RDS(ON) increase with temperature:

$$I_{VALLEY} = I_{OUT} - I_{RIPPLE}/2$$
  
 $I_{VALLEY} \times R_{DS(ON)\_HOT} < 190 mV$ 

If the MOSFET's  $R_{DS(ON)}$  is lower than necessary, there is no need to adjust the current-limit threshold using ILIM. If the MOSFET's  $R_{DS(ON)}$  is too high, adjust the current-limit threshold using a resistive-divider between

VL and AGND at ILIM. The threshold is approximately 1/5th the voltage on ILIM over a range of 0.25V to 3V:

$$I_{VALLEY} \times R_{DS(ON)} + OT < 0.2 \times V_{ILIM} \times (1-K)$$

K is the accuracy of the current-limit threshold, which is 20% when the threshold is 250mV.

For example, Figure 1's N1 MOSFET has a maximum RDS(ON) at room temperature of  $145 m\Omega$  and an estimate of its maximum at our chosen maximum temperature of  $+85^{\circ}\text{C}$  is  $188 m\Omega$ . Since the inductor ripple current is 0.5A, the valley current through the MOSFET is 1.25A. So the maximum valley current-sense signal is 235mV, which is too high to work with the 190mV minimum of the default current-limit threshold. Adding a divider at ILIM (R12 and R13) adjusts the ILIM voltage to 1.7V and the current-limit threshold to 340mV, providing more than adequate margin for threshold accuracy.

#### Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduce noise and voltage ripple on the input caused by the regulator's switching. It is usually selected according to input ripple current requirements and voltage rating, rather than capacitance value. The input voltage and load current determine the RMS input ripple current (IRMS):

$$I_{RMS} = I_{LOAD} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

The worst case is IRMS =  $0.5 \times I_{LOAD}$ , which occurs at  $V_{IN} = 2 \times V_{OUT}$ .

For most applications, ceramic capacitors are used because of their high ripple current and surge current capabilities. For long-term reliability, choose an input capacitor that exhibits less than +10°C temperature rise at the RMS input current corresponding to the maximum load current.

#### **Output Capacitor**

The output capacitor and its equivalent series resistance (ESR) affect the regulator's loop stability, output ripple voltage, and transient response. The *Compensation Design* section discusses the output capacitance requirement based on the loop stability. This section deals with how to determine the output capacitance and ESR needs according to the ripple voltage and load transient requirements.

The output voltage ripple has two components: variations in the charge stored in the output capacitor, and

the voltage drop across the capacitor's ESR caused by the current into and out of the capacitor:

$$V_{RIPPLE} = V_{RIPPLE(ESR)} + V_{RIPPLE(C)}$$
$$V_{RIPPLE(ESR)} = I_{RIPPLE} \times R_{ESR}$$
$$V_{RIPPLE(C)} = \frac{I_{RIPPLE}}{8 \times C_{OLIT} \times f_{SW}}$$

where COUT is the output capacitance, and RESR is the ESR of the output capacitor. In Figure 1's circuit, the inductor ripple current is 0.5A. Assume the voltage-ripple requirement is 2% (peak-to-peak) of the 3.3V output, which corresponds to 66mV total peak-to-peak ripple. Assuming that the ESR ripple component and the capacitive ripple component each should be less than 50% of the 66mV total peak-to-peak ripple, then the ESR should be less than 66m $\Omega$  and the output capacitance should be more than 7.6 $\mu$ F to meet the total ripple requirement. A 22 $\mu$ F ceramic capacitor with ESR (including PC board trace resistance) of  $10m\Omega$  is selected for the standard application circuit in Figure 1, which easily meets the voltage ripple requirement.

The step-down regulator's output capacitance and ESR also affect the voltage undershoot and overshoot when the load steps up and down abruptly. The undershoot and overshoot have three components: the voltage steps caused by ESR, the voltage undershoot and overshoot due to the current-mode control's AC load regulation, and the voltage sag and soar due to the finite capacitance and inductor slew rate.

The amplitude of the ESR steps is a function of the load step and the ESR of the output capacitor:

$$V_{ESR\_STEP} = \Delta I_{LOAD} \times R_{ESR}$$

The amplitude of the sag due to the finite output capacitance and inductor slew rate is a function of the load step, the output capacitor value, the inductor value, the input-to-output voltage differential, and the maximum duty cycle:

$$V_{SAG\_LC} = \frac{L \times (\Delta I_{LOAD})^2}{2 \times C_{OUT} \times (V_{IN(MIN)} \times D_{MAX} - V_{OUT})}$$

The amplitude of the undershoot due to the AC load regulation is a function of the high-side MOSFET RDS(ON), the gain of the current-sense amplifier AVCS, the change of the slope compensation during the undershoot ( $\Delta$ SCUNDER), the transconductance of the error

amplifier  $g_m$ , the compensation resistor R<sub>COMP</sub>, the FB regulation V<sub>FB</sub>, and the output voltage set point V<sub>OUT</sub>:

$$V_{UNDER\_AC} = \frac{V_{OUT} \times \begin{pmatrix} A_{VCS} \times R_{DS(ON)} \times \Delta I_{LOAD} \\ + \Delta SC_{UNDER} \end{pmatrix}}{V_{EB} \times R_{COMP} \times g_{m}}$$

Use the following to calculate the slope compensation change during the sag:

$$\Delta SC_{UNDER} = 437.5 \text{mV} \times \left(D_{UNDER} - \frac{V_{OUT}}{V_{IN}}\right)$$

where DUNDER is the duty cycle at the valley of the sag, which is usually 50%.

The actual undershoot is always equal to or bigger than the worst of VESR STEP, VSAG LC, and VUNDER AC.

The amplitude of the soar due to the finite output capacitance and inductor slew rate is a function of the load step, the output capacitor value, the inductor value, and the output voltage:

$$V_{SOAR\_LC} = \frac{L \times (\Delta I_{LOAD})^2}{2 \times C_{OUT} \times V_{OUT}}$$

The amplitude of the overshoot due to the AC load regulation is:

$$V_{OVER\_AC} = \frac{V_{OUT} \times \begin{pmatrix} A_{VCS} \times R_{DS(ON)} \times \Delta I_{LOAD} \\ + \Delta SC_{OVER} \end{pmatrix}}{V_{FB} \times R_{COMP} \times g_{m}}$$

where  $\Delta$ SCOVER is the change of the slope compensation during the overshoot, given by:

$$\Delta SC_{OVER} = 437.5 \text{mV} \times \left(\frac{V_{OUT}}{V_{IN}} - D_{OVER}\right)$$

where DOVER is the duty cycle at the peak of the overshoot, which is typically 0%.

Similarly, the actual overshoot is always equal to or bigger than the worst of VESR\_STEP, VSOAR\_LC, and VOVER AC.

Given the component values in the circuit of Figure 1, during a 1.5A step load transient, the voltage step due to capacitor ESR is negligible. The voltage sag due to finite capacitance and inductor slew rate is 81mV, and the voltage undershoot due to the AC load regulation is 170mV. The total undershoot seen in the *Typical* 

Operating Characteristics is 170mV. The voltage soar due to finite capacitance and inductor slew rate is 155mV, and the voltage overshoot due to the AC load regulation is 167mV. The total overshoot seen the in the Typical Operating Characteristics is 200mV.

Compensation Design

The step-down controller of the MAX1530/MAX1531 uses a peak current-mode control scheme that regulates the output voltage by forcing the required current through the inductor. The MAX1530/MAX1531 use the voltage across the high-side MOSFET's RDS(ON) to sense the inductor current. Using the current-sense amplifier's output signal and the amplified feedback voltage sensed at FB, the control loop sets the peak inductor current by:

$$I_{PEAK} = \frac{(V_{OUT} - V_{OUT(SET)}) \times V_{FB} \times A_{VEA}}{V_{OUT(SET)} \times R_{DS(ON)} \times A_{VCS}}$$

where  $V_{FB} = 1.238V$  is the FB regulation voltage, A<sub>VCS</sub> is the gain of the current-sense amplifier (3.5 typical), A<sub>VEA</sub> is the DC gain of the error amplifier (2000 typ), V<sub>OUT(SET)</sub> is the output voltage set point, and R<sub>DS(ON)</sub> is the on-resistance of the high-side MOSFET.

The total DC loop gain (ADC) is approximately:

$$A_{DC} = \frac{V_{FB} \times R_{LE} \times A_{VEA}}{V_{OUT(SET)} \times R_{DS(ON)} \times A_{VCS}}$$

RLE is the equivalent load resistance, given by:

$$R_{LE} = \left(\frac{V_{OUT}}{I_{LOAD(MAX)}}\right) II \left(\frac{L \times f_{SW}}{n \times D' - D}\right)$$

In the above equation, D'=1 - D, n is a factor determined by the slope compensation  $m_C$  and the inductor current ramp  $m_1$ , as shown below:

$$n = 1 + \frac{m_C}{m_1}$$

The slope compensation of the MAX1530/MAX1531 is  $219\text{mV/}\mu\text{s}$ . The inductor current ramp is a function of the input voltage, output voltage, inductance, high-side MOSFET on-resistance RDS(ON), and the gain of the current-sense amplifier Avcs, and is:

$$m_1 = \frac{V_{IN} - V_{OUT}}{L} \times R_{DS(ON)} \times A_{VCS}$$

Current-mode control has the effect of splitting the complex pole pair of the output LC filter into a single low-frequency pole and a single high-frequency pole. The low-frequency current-mode pole depends on output capacitor Cout and the equivalent load resistance RLE, given by the following:

$$f_{POLE(LOW)} = \frac{1}{2\pi \times R_{LE} \times C_{OUT}}$$

The high-frequency current-mode pole is given by:

$$f_{POLE(HIGH)} = \frac{f_{SW}}{2\pi \times n \times D'}$$

The COMP pin, which is the output of the IC's internal transconductance error amplifier, is used to stabilize the control loop. A series resistor (R11) and capacitor (C10) are connected between COMP and AGND to form a pole-zero pair. Another pole-zero pair can be added by connecting a feed-forward capacitor (C23) in parallel with feedback resistor R1. The compensation resistor and capacitors are selected to optimize the loop stability.

The compensation capacitor (C10) creates a dominant pole at very low frequency (a few hertz). The zero formed by R11 and C10 cancels the low-frequency current-mode pole. The zero formed by R1 and C23 cancels the high-frequency current-mode pole and introduces a preferable higher frequency pole. In applications where ceramic capacitors are used, the ESR zero is usually not a concern because the ESR zero occurs at very high frequency. If the ESR zero does not occur at a frequency at least one decade above the crossover, connect a second parallel capacitor (C2) between COMP and AGND to cancel the ESR zero. The component values shown in the standard application circuits (Figure 1 and 2) yield stable operation and fast transient response over a broad range of input-to-output voltages.

To design a compensation network for other components or applications, use the following procedure to achieve stable operation:

 Select the crossover frequency fCROSSOVER (bandwidth) to be 1/5th the switching frequency fsw or less:

$$f_{CROSSOVER} \le \frac{f_{SW}}{5}$$

Unnecessarily high bandwidth can increase noise sensitivity while providing little benefit. Good transient response with low amounts of output capacitance is achieved with a crossover frequency between 20kHz and 100kHz. The series compensation capacitor (C10) generates a dominant pole that sets the desired crossover frequency. Determine C10 using the following expression:

$$C10 \approx \frac{g_{\text{m}} \times A_{\text{DC}}}{2\pi \times f_{\text{CROSSOVER}} \times A_{\text{VEA}}}$$

where  $g_m$  is the error amplifier's transconductance (100 $\mu$ S typ).

2) The compensation resistor R11, together with capacitor C10, provides a zero that is used to cancel the low-frequency current-mode pole. Determine R11 using the following expression:

R11
$$\approx \frac{1}{2\pi \times \text{fpOLE(LOW)} \times \text{C10}}$$

3) Because the error amplifier has limited output current (16 $\mu$ A typ), small values of R11 can prevent the error amplifier from providing an immediate COMP voltage change required for good transient response with minimal output capacitance. If the calculated R11 value is less than 100k $\Omega$ , use 100k $\Omega$  and recalculate C10 using the following formula:

$$C10 \approx \frac{1}{2\pi \times f_{POLE(LOW)} \times 100k\Omega}$$

Changing C10 also changes the crossover frequency; the new crossover frequency is:

$$f_{CROSSOVER} = \frac{g_{m} \times A_{DC}}{2\pi \times C10 \times A_{VEA}}$$

The calculated crossover frequency should be less than 1/5th the switching frequency. There are two ways to lower the crossover frequency if the calculated value is greater than 1/5th the switching frequency: increase the high-side MOSFET RDS(ON), or increase the output capacitance. Increasing RDS(ON) reduces the DC loop gain, which results in lower crossover frequency. Increasing output capacitance reduces the frequency of the lower low-frequency current-mode pole, which also results in lower crossover frequency. The following formula gives the

crossover frequency as a function the MOSFET RDS(ON) and the output capacitance:

$$f_{CROSSOVER} = \frac{g_{m} \times V_{FB} \times R11}{2\pi \times A_{VCS} \times V_{OUT(SET)} \times C_{OUT} \times R_{DS(ON)}}$$

Change one or both of these circuit parameters to obtain the desired crossover. Recalculate ADC and repeat steps 1 to 3 after making the changes.

4) If fPOLE(HIGH) is less than the crossover frequency, cancel the pole with a feed-forward zero. Determine the value of C23 (feedback capacitor) using the following:

C23 
$$\approx \frac{1}{2\pi \times \text{fpOLE(HIGH)} \times \text{R1}}$$

C23 also forms a secondary pole with R1 and R2 given by the following:

$$f_{POLE\_SEC} = \frac{1}{2\pi \times (R1 \parallel R2) \times C23}$$

The frequency of this pole should be above the crossover frequency for loop stability. The position of this pole is related to the high-frequency current-mode pole, which is determined by the inductor current ramp signal. The inductor current ramp signal must satisfy the following condition to ensure the pole occurs above the crossover frequency:

$$m1 > \frac{2\pi \times D' \times R2 \times f_{CROSSOVER} \times m_C}{\left(R1 + R2\right) \times f_{SW} - 2\pi \times D' \times R2 \times f_{CROSSOVER}}$$

If the frequency of the secondary pole is below the crossover frequency, the frequency of the secondary pole must be moved higher, or the crossover frequency must be moved lower. There are two ways to increase the frequency of the secondary pole: increase the high-side MOSFET RDS(ON), or reduce the step-down inductance, L. As explained before, for given input and output voltages, the current ramp signal is proportional to the high-side MOSFET RDS(ON). and inversely proportional to the inductance. If the pole occurs below the crossover frequency, the current feedback signal is too small. Increasing RDS(ON) or reducing the inductance can increase the current feedback signal. To lower the crossover frequency, use the methods described in step 3. Repeat steps 1 to 4 after making the changes.

5) For most applications using tantalum or polymer capacitors, the output capacitor's ESR forms a second zero that occurs either below or close to the crossover frequency. The zero must be cancelled with a pole. Verify the frequency of the output capacitor's ESR zero, which is:

$$f_{ZERO(ESR)} = \frac{1}{2\pi \times C_{OUT} \times R_{ESR}}$$

where RESR is the ESR of the output capacitor C<sub>OUT</sub>. If the output capacitor's ESR zero does not occur well after the crossover, add the parallel compensation capacitor (C2) to form another pole to cancel the ESR zero. Calculate the value of C2 using:

C2 
$$\approx \frac{\text{C10}}{2\pi \times \text{f}_{\text{ZERO(ESR)}} \times \text{R11} \times \text{C10-1}}$$

Applications using ceramic capacitors usually have ESR zeros that occur at least one decade above the crossover. Since the ESR zero of ceramic capacitors has little effect on the loop stability, it does not need to be cancelled.

The following is an example. In the circuit of Figure 1, the input voltage is 12V, the output voltage is set to 3.3V, the maximum load current is 1.5A, the typical onresistance of the high-side MOSFET is  $100m\Omega$ , and the inductor is  $10\mu H$ . The calculated equivalent load resistance is  $1.67\Omega$ . The DC loop gain is:

$$A_{DC} \approx \frac{1.238V \times 1.67\Omega \times 2000}{3.3V \times 100 \text{m}\Omega \times 3.5} = 4180$$

If the chosen crossover frequency is 20kHz (step 1):

C10 
$$\approx \frac{100 \mu \text{S} \times 4180}{2\pi \times 20 \text{kHz} \times 2000} \approx 1.7 \text{nF}$$

With a 22µF output capacitor, the output pole of the step-down regulator is (step 2):

$$f_{POLE(OUT)} = \frac{1}{2\pi \times 22\mu F \times 1.67\Omega} = 4.3kHz$$

Calculate R11 using:

R11
$$\approx \frac{1}{2\pi \times 4.3 \text{kHz} \times 1.7 \text{nF}} = 22 \text{k}\Omega$$

Because R11 is less than  $100k\Omega$ , use  $100k\Omega$  for R11 and recalculate C10 as (step 3):

C10 
$$\approx \frac{1}{2\pi \times 4.3 \text{kHz} \times 100 \text{k}\Omega} = 370 \text{pF}$$

Use the standard value of 470pF for C10 and recalculate the crossover frequency as:

$$f_{CROSSOVER} \approx \frac{100 \mu S \times 4180}{2\pi \times 470 pF \times 2000} = 70.8 kHz$$

Since the crossover frequency is less than 1/5th the switching frequency, 470pF is an acceptable value for C10.

Because the high-frequency pole of the current-mode control is at 64kHz, the feed-forward capacitor is (step 4):

C23 
$$\approx \frac{1}{2\pi \times 64\text{kHz} \times 17.8\text{k}\Omega} = 140\text{pF}$$

Use a standard value of 150pF for C23. The pole formed by C23, R1 and R2 occur at 159kHz, above the 70.8kHz crossover frequency.

Because a ceramic output capacitor is used in the circuit of Figure 1, the ESR zero occurs well above the crossover frequency, so no additional compensation capacitor (C2) is needed (step 5).

#### **Output Voltage Selection**

The MAX1530/MAX1531 step-down regulator's output voltage can be adjusted by connecting a resistive voltage-divider from the output to AGND with the center tap connected to FB (Figure 1). Select R2 in the  $5k\Omega$  to  $50k\Omega$  range. Calculate R1 with the following equation:

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

where  $V_{FB}$  = 1.238V, and  $V_{OUT}$  may vary from 1.238V to approximately 0.6 ×  $V_{IN}$  ( $V_{IN}$  is up to 28V).

#### **Boost-Supply Diode**

A signal diode, such as the 1N4148, works well in most applications. If the input voltage goes below 6V, use a small 100mA Schottky diode for slightly improved efficiency and dropout characteristics. Do not use power diodes, such as the 1N5817 or 1N4001, since high junction capacitance can charge up VL to excessive voltages.

#### **Charge Pumps**

#### Selecting the Number of Charge-Pump Stages

For highest efficiency, always choose the lowest number of charge-pump stages that meet the output requirement. The number of positive charge-pump stages is given by:

$$N_{POS} = \frac{V_{POS} + V_{DROPOUT} - V_{IN}}{V_{IN} - 2 \times V_{D}}$$

where NPOs is the number of positive charge-pump stages, VPOs is the positive charge-pump output, V $_{\rm IN}$  is the input voltage of the step-down regulator, V $_{\rm D}$  is the forward voltage drop of the charge-pump diode, and V $_{\rm DROPOUT}$  is the dropout margin for the linear regulator. Use V $_{\rm DROPOUT}$  = 0.3V.

The number of negative charge-pump stages is given by:

$$N_{NEG} = \frac{-V_{NEG} + V_{DROPOUT}}{V_{IN} - 2 \times V_{D}}$$

where N<sub>NEG</sub> is the number of negative charge-pump stages,  $V_{NEG}$  is the negative charge-pump output,  $V_{IN}$  is the input voltage of the step-down regulator,  $V_{D}$  is the forward voltage drop of the charge-pump diode, and  $V_{DROPOUT}$  is the dropout margin for the linear regulator. Use  $V_{DROPOUT} = 0.3V$ .

The above equations are derived based on the assumption that the first stage of the positive charge pump is connected to  $V_{IN}$  and the first stage of the negative charge pump is connected to ground. Sometimes fractional stages are more desirable for better efficiency. This can be done by connecting the first stage to  $V_{OUT}$  or another available supply. If the first stage of the positive charger pump is powered from the output of the step-down regulator  $V_{OUT}$ , then the equation becomes:

$$N_{POS} = \frac{-V_{POS} + V_{DROPOUT} - V_{OUT}}{V_{IN} - 2 \times V_{D}}$$

If the first stage of the negative charge pump is powered from the output of the step-down regulator V<sub>OUT</sub>, then the equation becomes:

$$N_{NEG} = \frac{-V_{NEG} + V_{DROPOUT} + V_{OUT}}{V_{IN} - 2 \times V_{D}}$$

#### Flying Capacitors

Increasing the flying capacitor value lowers the effective source impedance and increases the output current capability. Increasing the capacitance indefinitely has a negligible effect on output current capability because the internal switch resistance and the diode impedance place a lower limit on the source impedance. A 0.1µF ceramic capacitor works well in most low-current applications. The voltage rating for a given flying capacitor (CX) must exceed the following:

$$ACX > N \times AIN$$

where N is the stage number in which the flying capacitor appears, and  $V_{\text{IN}}$  is the input voltage of the stepdown regulator.

#### Charge-Pump Output Capacitors

Increasing the output capacitance or decreasing the ESR reduces the charge pump output ripple voltage and the peak-to-peak transient voltage. With ceramic capacitors, the output voltage ripple is dominated by the capacitance value. Use the following equation to approximate the required capacitor value:

$$C_{OUT} \ge \frac{I_{LOAD}}{2f_{OSC}V_{RIPPLF}}$$

where  $V_{\mbox{\scriptsize RIPPLE}}$  is the peak-to-peak value of the output ripple.

#### Charge-Pump Rectifier Diodes

Use low-cost silicon switching diodes with a current rating equal to or greater than 2 times the average charge-pump input current. If it helps avoid an extra stage, some or all of the diodes can be replaced with Schottky diodes with an equivalent current rating.

#### **Linear Regulator Controllers**

#### **Output Voltage Selection**

Adjust the positive linear regulator (LR1 to LR4) output voltages by connecting a resistive voltage-divider from the output to AGND with the center tap connected to FBL\_ (Figure 1). Select the lower resistor of the divider in the  $10k\Omega$  to  $30k\Omega$  range. Calculate the upper resistor with the following equation:

$$R_{UPPER} = R_{LOWER} \times \left[ \left( V_{OUT} / V_{FBL} \right) - 1 \right]$$

where V<sub>FBL</sub> is 1.238V (typ).

Adjust the negative linear regulator (LR5) output voltage by connecting a resistive voltage-divider from

VGOFF to VL with the center tap connected to FBL5 (Figure 1). Select R29 in the  $10k\Omega$  to  $30k\Omega$  range. Calculate R28 with the following equation:

$$R28 = R29 \times \left[ \left( V_{FBL5} - V_{GOFF} \right) / \left( V_{L} - V_{FBL5} \right) \right]$$

where  $V_{FBL5} = 125 \text{mV}$  and  $V_L = 5.0 \text{V}$ .

#### Pass Transistor Selection

The pass transistor must meet specifications for DC current gain (hFE), collector-emitter saturation voltage, and power dissipation. The transistor's current gain limits the guaranteed maximum output current to:

$$I_{LOAD(MAX)} = \left(I_{DRV} - \frac{V_{BE}}{R_{BE}}\right) \times h_{FE}$$

where IDRV is the minimum guaranteed base drive current, VBE is the base-emitter voltage of the pass transistor, and RBE is the pullup resistor connected between the transistor's base and emitter. Furthermore, the transistor's current gain increases the linear regulator's DC loop gain (see the *Stability Requirements* section), which may destabilize the output. Therefore, transistors with current gain over 300 at the maximum output current can be difficult to stabilize and are not recommended unless the high gain is needed to meet the load current requirements.

The transistor's saturation voltage at the maximum output current determines the minimum input-to-output voltage differential that the linear regulator supports. Also, the package's power dissipation limits the usable maximum input-to-output voltage differential. The maximum power dissipation capability of the transistor's package and mounting must exceed the actual power dissipation in the device. The power dissipation equals the maximum load current (ILOAD(MAX)) times the maximum input-to-output voltage differential:

$$P = I_{LOAD(MAX)} \times (V_{LRIN(MAX)} - V_{LROUT})$$

where  $V_{LRIN(MAX)}$  is the maximum input voltage of the linear regulator, and  $V_{LROUT}$  is the output voltage of the linear regulator.

#### Output Voltage Ripple

Ideally, the output voltage of a linear regulator should not contain any ripple. In the MAX1530/MAX1531, the step-down regulator's switching noise can couple to the linear regulators, creating output voltage ripple. Following the PC board layout guidelines in the PC Board Layout and Grounding section can significantly reduce noise coupling. If there is still an unacceptable

amount of ripple after the PC board layout has been optimized, consider increasing output capacitance. Adding more capacitance does not eliminate the ripple, but proportionally reduces the amplitude of the ripple. If increasing the output capacitance is not desirable because of space or cost concerns, then consider slowing the turn-on of the step-down DC-to-DC MOSFETs. Slower turn-on leads to smoother LX rising and falling edges and consequently reduces the switching noise. When slowing down MOSFET turn-on, ensure the turn-off time is not affected. Otherwise, the adaptive dead-time circuitry may not work properly and shoot-through may occur. See the MOSFET Gate Drivers section for details on how to slow down the turn-on of both DH and DL.

#### Stability Requirements

The MAX1530/MAX1531 linear-regulator controllers use an internal transconductance amplifier to drive an external pass transistor. The transconductance amplifier, the pass transistor, the base-emitter resistor, and the output capacitor determine loop stability. The following applies equally to all linear regulators in the MAX1530 and MAX1531. Any differences are highlighted where appropriate.

The transconductance amplifier regulates the output voltage by controlling the pass transistor's base current. The total DC loop gain is approximately:

$$A_{V(LR)} \approx \left(\frac{4}{V_T}\right) \times \left(1 + \frac{I_{BIAS} \times h_{FE}}{I_{LOAD}}\right) \times V_{REF}$$

where V<sub>T</sub> is 26mV at room temperature, I<sub>LOAD</sub> is the output current of the linear regulator, V<sub>REF</sub> is the linear regulator's internal reference voltage, and I<sub>BIAS</sub> is the current through the base-to-emitter resistor (R<sub>BE</sub>). Each of the linear regulator controllers is designed for a different maximum output current so they have different output drive currents and different bias currents (I<sub>BIAS</sub>). Each controller's bias current can be found in the *Electrical Characteristics*. The current listed in the Conditions column for the FBL\_ regulation voltage specification is the individual controller's bias current. The base-to-emitter resistor for each controller should be chosen to set the correct I<sub>BIAS</sub>:

$$R_{BE} = \frac{V_{BE}}{I_{BIAS}}$$

The output capacitor and the load resistance create the dominant pole in the system. However, the internal

amplifier delay, the pass transistor's input capacitance, and the stray capacitance at the feedback node create additional poles in the system, and the output capacitor's ESR generates a zero. For proper operation, use the following steps to ensure the linear regulator's stability:

1) First, calculate the dominant pole set by the linear regulator's output capacitor and the load resistor:

$$f_{POLE(LR)} = \frac{1}{2\pi C_{LR}R_{LOAD}}$$

where C<sub>LR</sub> is the output capacitance of the linear regulator and R<sub>LOAD</sub> is the load resistance corresponding to the maximum load current.

The unity-gain crossover of the linear regulator is:

$$f_{CROSSOVER} = A_{V(LDO)}f_{POLE(LDO)}$$

2) The pole created by the internal amplifier delay is about 1MHz:

$$f_{POLE(AMP)} \approx 1MHz$$

3) Next, calculate the pole set by the transistor's input capacitance, the transistor's input resistance, and the base-to-emitter pullup resistor:

$$f_{POLE(C_{IN})} = \frac{1}{2\pi C_{IN}(R_{BE} \parallel R_{IN})}$$

where 
$$C_{IN}=\frac{g_m}{2\pi f_T},~R_{IN}=R_\pi=\frac{h_{FE}}{g_m},~g_m$$
 is the

transconductance of the pass transistor, and  $f_T$  is the transition frequency. Both parameters can be found in the transistor's data sheet.

Because RBE is much greater than RIN, the above equation can be simplified:

$$f_{POLE(C_{IN})} \approx \frac{1}{2\pi C_{IN}R_{IN}}$$

The equation can be further simplified:

$$f_{POLE(C_{IN})} = \frac{f_T}{h_{FF}}$$

4) Next, calculate the pole set by each linear regulator's feedback resistance and the capacitance (CFBL\_) between FBL\_ and AGND (approximately 5pF including stray capacitance):

$$\begin{split} &\text{fPOLE(FBL1)} = \frac{1}{2\pi \text{C}_{\text{FBL1}}(\text{R9} || \text{R10})} \\ &\text{fPOLE(FBL2)} = \frac{1}{2\pi \text{C}_{\text{FBL2}}(\text{R18} || \text{R19})} \\ &\text{fPOLE(FBL3)} = \frac{1}{2\pi \text{C}_{\text{FBL3}}(\text{R25} || \text{R26})} \\ &\text{fPOLE(FBL4)} = \frac{1}{2\pi \text{C}_{\text{FBL4}}(\text{R22} || \text{R23})} \text{ and} \\ &\text{fPOLE(FBL5)} = \frac{1}{2\pi \text{C}_{\text{FBL5}}(\text{R28} || \text{R29})} \end{split}$$

5) Next, calculate the zero caused by the output capacitor's ESR:

$$f_{ESR\_ZERO} = \frac{1}{2\pi C_{LR}R_{ESR}}$$

where RESR is the equivalent series resistance of CLR.

6) To ensure stability, choose C<sub>LR</sub> large enough so that the crossover occurs well before the poles and zero calculated in steps 2) to 5). The poles in steps 3) and 4) generally occur at several megahertz and using ceramic capacitors ensures the ESR zero occurs at several megahertz as well. Placing the crossover below 500kHz is sufficient to avoid the amplifier-delay pole and generally works well, unless unusual component choices or extra capacitances move the other poles or zero below 1MHz.

#### **PC Board Layout and Grounding**

Careful PC board layout is important for proper operation. Use the following guidelines for good PC board layout:

- Place the high-power components of the step-down regulator (input capacitors, MOSFETs, inductor, and output capacitors) first, with any grounded connections adjacent. Connect these components with short, wide traces. Avoid using vias in the high-current paths. If vias are unavoidable, use many vias in parallel to reduce resistance and inductance.
- 2) Create islands for the analog ground (AGND), power ground (PGND), and individual linear regulator grounds. Connect all these ground areas


(islands) together at only one location, which is a via connected to the backside pad of the device. All voltage-feedback dividers should be connected to the analog ground island. The step-down regulator's input and output capacitors, and the charge pump components should be a wide power ground plane. The power ground plane should be connected to the power ground pin (PGND) with a wide trace. Maximizing the width of the power ground traces improves efficiency, and reduces output voltage ripple and noise spikes. All other ground connections, such as the VL and IN pin bypass capacitor and the linear regulator output capacitors, should be star-connected to the backside of the device with wide traces. Make no other connections between these separate ground planes.

- 3) Place the IN pin and VL pin bypass capacitors within 5mm from the IC and connect them to their respective pins with short, direct connections.
- Since both MOSFETs are used for current sensing, care must be taken to ensure that noise and DC errors do not corrupt the sense signals. Place both MOSFETs close to the IC. Connect PGND to the source of the low-side MOSFET with a short, wide trace. Connect DL to the gate of the low-side MOS-FET with a short, wide trace. Ensure that the traces from DL to low-side MOSFET to PGND total no more than 50 squares. Connect LX close to the connection point between the low-side and highside MOSFETs with a short, wide trace. Connect DH to the gate of the high-side MOSFET with a short, wide trace. Ensure that the traces from DH to high-side MOSFET to LX total no more than 50 squares (50 squares corresponds to 20 mils wide if the total trace is 1in long).
- 5) Place all feedback voltage-divider resistors as close to their respective feedback pins as possible. The divider's center trace should be kept short. Placing the resistors far away causes their FB traces to become antennas that can pick up switching noise. Care should be taken to avoid running any feedback trace near LX or the switching nodes in the charge pumps.
- 6) Minimize the length and maximize the width of the traces between the output capacitors and the load for best transient responses.
- 7) Minimize the size of the LX node while keeping it wide and short. Keep the LX node away from feedback nodes and analog ground. Use DC traces as shield if necessary.

#### Pin Configuration



PROCESS: BICMOS



#### Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO.   |
|--------------|--------------|----------------|
| 32 TQFN      | T-3255-4     | <u>21-0140</u> |

#### **Revision History**

| REVISION<br>NUMBER | REVISION DATE | DESCRIPTION  | PAGES<br>CHANGED  |
|--------------------|---------------|--|-------------------|
| 0                  | 0             | Initial release  | _                 |
| 1                  | 11/09         | Changing an existing part to an automotive-qualified part (/V) | 1, 13, 32, 33, 34 |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331