ANALOG DEVICES

SHARC Processor

ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

SUMMARY

High performance 32-bit/40-bit floating-point processor optimized for high performance audio processing

- Single-instruction, multiple-data (SIMD) computational architecture
- On-chip memory—5 Mbits on-chip RAM, 4 Mbits on-chip ROM

Up to 400 MHz operating frequency

Code compatible with all other members of the SHARC family

The ADSP-2148x processors are available with unique audiocentric peripherals, such as the digital applications interface, serial ports, precision clock generators, S/PDIF transceiver, asynchronous sample rate converters, input data port, and more

For complete ordering information, see Ordering Guide on Page 66




Figure 1. Functional Block Diagram

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

TABLE OF CONTENTS

Summary 1
General Description
Family Core Architecture 4
Family Peripheral Architecture
I/O Processor Features 10
System Design 11
Development Tools 12
Additional Information 12
Related Signal Chains 12
Pin Function Descriptions 13
Specifications 17
Operating Conditions 17
Electrical Characteristics 18
Absolute Maximum Ratings 20

REVISION HISTORY

4/12—Revision 0 to Revision A
Corrected outstanding document errata.
Corrected EMU pin type in Pin Descriptions
Corrected units in Power Up Sequencing Timing Requirements (Processor Startup)
Corrected t _{SCLKW} parameter in Serial Ports—External Clock 34
Corrected parameter descriptions in Serial Ports—TDV (Trans- mit Data Valid)
Added new product models to Automotive Products 65 Ordering Guide

	Package Information	20
	ESD Sensitivity	20
	Maximum Power Dissipation	20
	Timing Specifications	20
	Output Drive Currents	54
	Test Conditions	54
	Capacitive Loading	54
	Thermal Characteristics	55
10	00-LQFP_EP Lead Assignment	57
17	76-Lead LQFP_EP Lead Assignment	59
O	utline Dimensions	63
	Surface-Mount Design	64
A	utomotive Products	65
O	rdering Guide	66

GENERAL DESCRIPTION

The ADSP-2148x SHARC[®] processors are members of the SIMD SHARC family of DSPs that feature Analog Devices' Super Harvard Architecture. The processors are source code compatible with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x, ADSP-2147x and ADSP-2116x DSPs, as well as with first generation ADSP-2106x SHARC processors in SISD (single-instruction, single-data) mode. The ADSP-2148x processors are 32-bit/40-bit floating point processors optimized for high performance audio applications with large on-chip SRAM, multiple internal buses to eliminate I/O bottlenecks, and an innovative digital applications interface (DAI).

Table 1 shows performance benchmarks for the ADSP-2148x processors. Table 2 shows the features of the individual product offerings.

Table 2. ADSP-2148x Family Features

Table 1. Processor Benchmarks

Benchmark Algorithm	Speed (at 400 MHz)
1024 Point Complex FFT (Radix 4, with Reversal)	23 µs
FIR Filter (per Tap) ¹	1.25 ns
IIR Filter (per Biquad) ¹	5 ns
Matrix Multiply (Pipelined)	
$[3 \times 3] \times [3 \times 1]$	11.25 ns
$[4 \times 4] \times [4 \times 1]$	20 ns
Divide (y/×)	7.5 ns
Inverse Square Root	11.25 ns

¹Assumes two files in multichannel SIMD mode

Feature	ADSP-21483	ADSP-21486	ADSP-21487	ADSP-21488	ADSP-21489
Maximum Instruction Rate		·	400 MHz		
RAM	3 Mbits	5	Mbits	3 Mbits	5 Mbits
ROM		4 Mbits			No
Audio Decoders in ROM ¹		Yes			No
Pulse-Width Modulation		4 Units (3 Units on 100-Lead	d Packages)	
DTCP Hardware Accelerator		(Contact Analog Dev	vices	
External Port Interface (SDRAM, AMI) ²	Yes (16-bit)	AMI Only		Yes (16-bit)	
Serial Ports			8		
Direct DMA from SPORTs to External Port (External Memory)			Yes		
FIR, IIR, FFT Accelerator		Yes			
Watchdog Timer		Yes (176-Lead Package Only)			
MediaLB Interface		Automotive Models Only			
IDP/PDAP		Yes			
UART		1			
DAI (SRU)/DPI (SRU2)		Yes			
S/PDIF Transceiver		Yes			
SPI		Yes			
TWI			1		
SRC Performance ³		–128 dB			
Thermal Diode		Yes			
VISA Support			Yes		
Package ²		I LQFP EPAD I LQFP EPAD	176-Lead LQFP EPAD		d LQFP EPAD d LQFP EPAD

¹ROM is factory programmed with latest multichannel audio decoding and post-processing algorithms from Dolby Labs and DTS. Decoder/post-processor algorithm combination support varies depending upon the chip version and the system configurations. Please visit www.analog.com for complete information.

² The 100-lead packages do not contain an external port. The SDRAM controller pins must be disabled when using this package. For more information, see Pin Function Descriptions on Page 13. The ADSP-21486 processor in the 176-lead package also does not contain a SDRAM controller. For more information, see 176-Lead LQFP_EP Lead Assignment on page 59.

³Some models have –140 dB performance. For more information, see Ordering Guide on page 66.

The diagram on Page 1 shows the two clock domains that make up the ADSP-2148x processors. The core clock domain contains the following features:

- Two processing elements (PEx, PEy), each of which comprises an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting 2x64-bit data transfers between memory and the core at every core processor cycle
- One periodic interval timer with pinout
- On-chip SRAM (5 Mbit) and mask-programmable ROM (4 Mbit)
- JTAG test access port for emulation and boundary scan. The JTAG provides software debug through user breakpoints which allows flexible exception handling.

The block diagram of the ADSP-2148x on Page 1 also shows the peripheral clock domain (also known as the I/O processor) which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- Peripheral and external port buses for core connection
- External port with an AMI and SDRAM controller
- 4 units for PWM control
- 1 memory-to-memory (MTM) unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnects, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, and a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes two timers, a 2-wire interface (TWI), one UART, two serial peripheral interfaces (SPI), 2 precision clock generators (PCG), pulse width modulation (PWM), and a flexible signal routing unit (DPI SRU2).

As shown in the SHARC core block diagram on Page 5, the processor uses two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. With its SIMD computational hardware, the processors can perform 2.4 GFLOPS running at 400 MHz.

FAMILY CORE ARCHITECTURE

The ADSP-2148x is code compatible at the assembly level with the ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2148x shares architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x and ADSP-2116x SIMD SHARC processors, as shown in Figure 2 and detailed in the following sections.

SIMD Computational Engine

The ADSP-2148x contains two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processor to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

SIMD mode also affects the way data is transferred between memory and the processing elements because twice the data bandwidth is required to sustain computational operation in the processing elements. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each memory or register file access.

Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle and are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

Timer

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

Data Register File

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

Context Switch

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.

Universal Registers

These registers can be used for general-purpose tasks. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all peripheral registers (control/status).

The data bus exchange register (PX) permits data to be passed between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM/DM data bus. These registers contain hardware to handle the data width difference.

Single-Cycle Fetch of Instruction and Four Operands

The ADSP-2148x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data. With the its separate program and data memory buses and onchip instruction cache, the processor can simultaneously fetch four operands (two over each data bus) and one instruction (from the cache), all in a single cycle.

Instruction Cache

The processor includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

Data Address Generators With Zero-Overhead Hardware Circular Buffer Support

The two data address generators (DAGs) are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.




Figure 2. SHARC Core Block Diagram

Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the processor can conditionally execute a multiply, an add, and a subtract in both processing elements while branching and fetching up to four 32-bit values from memory, all in a single instruction.

Variable Instruction Set Architecture (VISA)

In addition to supporting the standard 48-bit instructions from previous SHARC processors, the ADSP-2148x supports new instructions of 16 and 32 bits. This feature, called Variable Instruction Set Architecture (VISA), drops redundant/unused bits within the 48-bit instruction to create more efficient and compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external SDRAM memory. This support is not extended to the asynchronous memory interface (AMI). Source modules need to be built using the VISA option, in order to allow code generation tools to create these more efficient opcodes.

On-Chip Memory

The ADSP-21483 and the ADSP-21488 processors contain 3 Mbits of internal RAM (Table 3) and the ADSP-21486, ADSP-21487, and ADSP-21489 processors contain 5 Mbits of internal RAM (Table 4). Each memory block supports singlecycle, independent accesses by the core processor and I/O processor.

The processor's SRAM can be configured as a maximum of 160k words of 32-bit data, 320k words of 16-bit data, 106.7k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 5 megabits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

IOP Registers 0x0000 0000-0x0003 FFFF					
Long Word (64 Bits)	Extended Precision Normal or Instruction Word (48 Bits)	Normal Word (32 Bits)	Short Word (16 Bits)		
Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)		
0x0004 0000–0x0004 7FFF	0x0008 0000–0x0008 AAA9	0x0008 0000–0x0008 FFFF	0x0010 0000–0x0011 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0004 8000–0x0004 8FFF	0x0008 AAAA–0x0008 BFFF	0x0009 0000–0x0009 1FFF	0x0012 0000–0x0012 3FFF		
Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	Block 0 SRAM		
0x0004 9000–0x0004 CFFF	0x0008 C000–0x0009 1554	0x0009 2000–0x0009 9FFF	0x0012 4000–0x0013 3FFF		
Reserved	Reserved	Reserved	Reserved		
0x0004 D000–0x0004 FFFF	0x0009 1555–0x0009 FFFF	0x0009 A000–0x0009 FFFF	0x0013 4000–0x0013 FFFF		
Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)		
0x0005 0000–0x0005 7FFF	0x000A 0000–0x000A AAA9	0x000A 0000–0x000A FFFF	0x0014 0000–0x0015 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0005 8000–0x0005 8FFF	0x000A AAAA–0x000A BFFF	0x000B 0000–0x000B 1FFF	0x0016 0000-0x0016 3FFF		
Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	Block 1 SRAM		
0x0005 9000–0x0005 CFFF	0x000A C000–0x000B 1554	0x000B 2000–0x000B 9FFF	0x0016 4000–0x0017 3FFF		
Reserved	Reserved	Reserved	Reserved		
0x0005 D000–0x0005 FFFF	0x000B 1555–0x000B FFFF	0x000B A000–0x000B FFFF	0x0017 4000-0x0017 FFFF		
Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	Block 2 SRAM		
0x0006 0000–0x0006 1FFF	0x000C 0000-0x000C 2AA9	0x000C 0000–0x000C 3FFF	0x0018 0000–0x0018 7FFF		
Reserved	Reserved	Reserved	Reserved		
0x0006 2000– 0x0006 FFFF	0x000C 2AAA-0x000D FFFF	0x000C 4000–0x000D FFFF	0x0018 8000–0x001B FFFF		
Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	Block 3 SRAM		
0x0007 0000–0x0007 1FFF	0x000E 0000-0x000E 2AA9	0x000E 0000–0x000E 3FFF	0x001C 0000–0x001C 7FFF		
Reserved	Reserved	Reserved	Reserved		
0x0007 2000-0x0007 FFFF	0x000E 2AAA–0x000F FFFF	0x000E 4000–0x000F FFFF	0x001C 8000–0x001F FFFF		

Table 3. Internal Memory Space (3 MBits—ADSP-21483/ADSP-21488)¹

¹Some ADSP-2148x processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Please contact your Analog Devices sales representative for additional details.

Table 4. Internal Memory Space (5 MBits-ADSP-21486/ADSP-21487/ADSP-21489)¹

IOP Registers 0x0000 0000–0x0003 FFFF				
Long Word (64 Bits)	Extended Precision Normal or Instruction Word (48 Bits)	Normal Word (32 Bits)	Short Word (16 Bits)	
Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	
0x0004 0000–0x0004 7FFF	0x0008 0000–0x0008 AAA9	0x0008 0000–0x0008 FFFF	0x0010 0000–0x0011 FFFF	
Reserved	Reserved	Reserved	Reserved	
0x0004 8000–0x0004 8FFF	0x0008 AAAA-0x0008 BFFF	0x0009 0000-0x0009 1FFF	0x0012 0000–0x0012 3FFF	
Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	
0x0004 9000–0x0004 EFFF	0x0008 C000–0x0009 3FFF	0x0009 2000–0x0009 DFFF	0x0012 4000–0x0013 BFFF	
Reserved	Reserved	Reserved	Reserved	
0x0004 F000–0x0004 FFFF	0x0009 4000–0x0009 FFFF	0x0009 E000–0x0009 FFFF	0x0013 C000–0x0013 FFFF	
Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	
0x0005 0000–0x0005 7FFF	0x000A 0000–0x000A AAA9	0x000A 0000–0x000A FFFF	0x0014 0000–0x0015 FFFF	
Reserved	Reserved	Reserved	Reserved	
0x0005 8000–0x0005 8FFF	0x000A AAAA-0x000A BFFF	0x000B 0000–0x000B 1FFF	0x0016 0000–0x0016 3FFF	
Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	
0x0005 9000–0x0005 EFFF	0x000A C000–0x000B 3FFF	0x000B 2000–0x000B DFFF	0x0016 4000–0x0017 BFFF	
Reserved	Reserved	Reserved	Reserved	
0x0005 F000–0x0005 FFFF	0x000B 4000–0x000B FFFF	0x000B E000-0x000B FFFF	0x0017 C000–0x0017 FFFF	
Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	
0x0006 0000–0x0006 3FFF	0x000C 0000–0x000C 5554	0x000C 0000-0x000C 7FFF	0x0018 0000–0x0018 FFFF	
Reserved	Reserved	Reserved	Reserved	
0x0006 4000– 0x0006 FFFF	0x000C 5555–0x000D FFFF	0x000C 8000–0x000D FFFF	0x0019 0000–0x001B FFFF	
Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	
0x0007 0000–0x0007 3FFF	0x000E 0000–0x000E 5554	0x000E 0000-0x000E 7FFF	0x001C 0000–0x001C FFFF	
Reserved	Reserved	Reserved	Reserved	
0x0007 4000–0x0007 FFFF	0x000E 5555–0x0000F FFFF	0x000E 8000–0x000F FFFF	0x001D 0000–0x001F FFFF	

¹Some ADSP-2148x processors include a customer-definable ROM block and are not reserved as shown on this table. Please contact your Analog Devices sales representative for additional details.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

The memory maps in Table 3 and Table 4 display the internal memory address space of the processors. The 48-bit space section describes what this address range looks like to an instruction that retrieves 48-bit memory. The 32-bit section describes what this address range looks like to an instruction that retrieves 32-bit memory.

ROM Based Security

The ADSP-2148x has a ROM security feature that provides hardware support for securing user software code by preventing unauthorized reading from the internal code. When using this feature, the processor does not boot-load any external code, executing exclusively from internal ROM. Additionally, the processor is not freely accessible via the JTAG port. Instead, a unique 64-bit key, which must be scanned in through the JTAG or Test Access Port will be assigned to each customer. The device will ignore a wrong key. Emulation features are available after the correct key is scanned.

On-Chip Memory Bandwidth

The internal memory architecture allows programs to have four accesses at the same time to any of the four blocks (assuming there are no block conflicts). The total bandwidth is realized using the DMD and PMD buses (2×64 -bits, CCLK speed) and the IOD0/1 buses (2×32 -bit, PCLK speed).

FAMILY PERIPHERAL ARCHITECTURE

The ADSP-2148x family contains a rich set of peripherals that support a wide variety of applications including high quality audio, medical imaging, communications, military, test equipment, 3D graphics, speech recognition, motor control, imaging, and other applications.

External Memory

The external port interface supports access to the external memory through core and DMA accesses. The external memory address space is divided into four banks. Any bank can be programmed as either asynchronous or synchronous memory. The external ports are comprised of the following modules.

- An Asynchronous Memory Interface which communicates with SRAM, FLASH, and other devices that meet the standard asynchronous SRAM access protocol. The AMI supports 6M words of external memory in bank 0 and 8M words of external memory in bank 1, bank 2, and bank 3.
- A SDRAM controller that supports a glueless interface with any of the standard SDRAMs. The SDC supports 62M words of external memory in bank 0, and 64M words of external memory in bank 1, bank 2, and bank 3. NOTE: this feature is not available on the ADSP-21486 product.
- Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

Non-SDRAM external memory address space is shown in Table 5.

Table 5.	External	Memory	for Non	-SDRAM	Addresses
----------	----------	--------	---------	--------	-----------

Bank	Size in Words	Address Range
Bank 0	6M	0x0020 0000-0x007F FFFF
Bank 1	8M	0x0400 0000-0x047F FFFF
Bank 2	8M	0x0800 0000-0x087F FFFF
Bank 3	8M	0x0C00 0000-0x0C7F FFFF

External Port

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available on the 176-lead LQFP, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types.

Asynchronous Memory Controller

The asynchronous memory controller provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 6M word window and banks 1, 2, and 3 occupy a 8M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic.

SDRAM Controller

The SDRAM controller provides an interface of up to four separate banks of industry-standard SDRAM devices at speeds up to f_{SDCLK} . Fully compliant with the SDRAM standard, each bank has its own memory select line ($\overline{MS0}$ - $\overline{MS3}$), and can be configured to contain between 4M bytes and 256M bytes of memory.

SDRAM external memory address space is shown in Table 6. NOTE: this feature is not available on the ADSP-21486 model.

Table 6. External Memory for SDRAM Addresses

Bank	Size in Words	Address Range
Bank 0	62M	0x0020 0000-0x03FF FFFF
Bank 1	64M	0x0400 0000-0x07FF FFFF
Bank 2	64M	0x0800 0000-0x0BFF FFFF
Bank 3	64M	0x0C00 0000-0x0FFF FFFF

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. Note that 32-bit wide devices are not supported on the SDRAM and AMI interfaces.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap.

SIMD Access to External Memory

The SDRAM controller on the processor supports SIMD access on the 64-bit EPD (external port data bus) which allows access to the complementary registers on the PEy unit in the normal word space (NW). This removes the need to explicitly access the complimentary registers when the data is in external SDRAM memory.

VISA and ISA Access to External Memory

The SDRAM controller on the ADSP-2148x processors supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because, in the best case, one 48-bit fetch contains three valid instructions. Code execution from the traditional ISA operation is also supported. Note that code execution is only supported from bank 0 regardless of VISA/ISA. Table 7 shows the address ranges for instruction fetch in each mode.

Table 7. External Bank 0 Instruction Fetch

Access Type	Size in Words	Address Range
ISA (NW)	4M	0x0020 0000-0x005F FFFF
VISA (SW)	10M	0x0060 0000-0x00FF FFFF

Pulse-Width Modulation

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in nonpaired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs generating 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single-update mode or double-update mode. In single-update mode the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the midpoint of the PWM period. In double-update mode, a second updating of the PWM registers is implemented at the midpoint of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in three-phase PWM inverters.

PWM signals can be mapped to the external port address lines or to the DPI pins.

MediaLB

The automotive models of the ADSP-2148x processors have an MLB interface which allows the processor to function as a media local bus device. It includes support for both 3-pin as well as 5-pin media local bus protocols. It supports speeds up to 1024 FS (49.25 Mbits/sec, FS = 48.1 kHz) and up to 31 logical channels, with up to 124 bytes of data per media local bus frame. For a list of automotive models, see Automotive Products on Page 65.

Digital Applications Interface (DAI)

The digital applications interface (DAI) allows the connection of various peripherals to any of the DAI pins (DAI_P20-1). Programs make these connections using the signal routing unit (SRU).

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to be interconnected under software control. This allows easy use of the DAI associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI includes eight serial ports, four precision clock generators (PCG), a S/PDIF transceiver, four ASRCs, and an input data port (IDP). The IDP provides an additional input path to the SHARC core, configurable as either eight channels of serial data, or a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

Serial Ports (SPORTs)

The ADSP-2148x features eight synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports can support up to 16 transmit or 16 receive DMA channels of audio data when all eight SPORTs are enabled, or four full duplex TDM streams of 128 channels per frame.

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard serial mode
- Multichannel (TDM) mode
- I²S mode
- Packed I²S mode
- Left-justified mode

S/PDIF-Compatible Digital Audio Receiver/Transmitter

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left-justified, I²S or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources, such as the SPORTs, external pins, or the precision clock generators (PCGs), and are controlled by the SRU control registers.

Asynchronous Sample Rate Converter (SRC)

The asynchronous sample rate converter contains four SRC blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter and provides up to 128 dB SNR. The SRC block is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the SRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

Input Data Port

The IDP provides up to eight serial input channels—each with its own clock, frame sync, and data inputs. The eight channels are automatically multiplexed into a single 32-bit by eight-deep FIFO. Data is always formatted as a 64-bit frame and divided

into two 32-bit words. The serial protocol is designed to receive audio channels in I²S, left-justified sample pair, or right-justified mode.

The IDP also provides a parallel data acquisition port (PDAP), which can be used for receiving parallel data. The PDAP port has a clock input and a hold input. The data for the PDAP can be received from DAI pins or from the external port pins. The PDAP supports a maximum of 20-bit data and four different packing modes to receive the incoming data.

Precision Clock Generators

The precision clock generators (PCG) consist of four units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A B, C, and D, are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

The outputs of PCG A and B can be routed through the DAI pins and the outputs of PCG C and D can be driven on to the DAI as well as the DPI pins.

Digital Peripheral Interface (DPI)

The ADSP-2148x SHARC processors have a digital peripheral interface that provides connections to two serial peripheral interface ports (SPI), one universal asynchronous receiver-transmitter (UART), 12 flags, a 2-wire interface (TWI), three PWM modules (PWM3–1), and two general-purpose timers.

Serial Peripheral (Compatible) Interface (SPI)

The SPI is an industry-standard synchronous serial link, enabling the SPI-compatible port to communicate with other SPI compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multimaster environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The SPI-compatible peripheral implementation also features programmable baud rate and clock phase and polarities. The SPI-compatible port uses open drain drivers to support a multimaster configuration and to avoid data contention.

UART Port

The processors provide a full-duplex Universal Asynchronous Receiver/Transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART also has multiprocessor communication capability using 9-bit address detection. This allows it to be used in multidrop networks through the RS-485 data interface standard. The UART port also includes support for 5 to 8 data bits, 1 or 2 stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

• PIO (programmed I/O)—The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.

• DMA (direct memory access)—The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

Timers

The ADSP-2148x has a total of three timers: a core timer that can generate periodic software interrupts and two generalpurpose timers that can generate periodic interrupts and be independently set to operate in one of three modes:

- Pulse waveform generation mode
- Pulse width count/capture mode
- External event watchdog mode

The core timer can be configured to use FLAG3 as a timer expired signal, and the general-purpose timers have one bidirectional pin and four registers that implement its mode of operation: a 6-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulse width register. A single control and status register enables or disables the generalpurpose timer.

2-Wire Interface Port (TWI)

The TWI is a bidirectional 2-wire, serial bus used to move 8-bit data while maintaining compliance with the I²C bus protocol. The TWI master incorporates the following features:

- 7-bit addressing
- Simultaneous master and slave operation on multiple device systems with support for multi master data arbitration
- · Digital filtering and timed event processing
- 100 kbps and 400 kbps data rates
- Low interrupt rate

I/O PROCESSOR FEATURES

The I/O processors provide up to 65 channels of DMA, as well as an extensive set of peripherals.

DMA Controller

The processor's on-chip DMA controller allows data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the ADSP-2148x's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the PDAP, or the UART. The DMA channel summary is shown in Table 8.

Programs can be downloaded to the ADSP-2148x using DMA transfers. Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

Table 8. DMA Channels

Peripheral	DMA Channels	_
SPORTs	16	
IDP/PDAP	8	
SPI	2	
UART	2	
External Port	2	
Accelerators	2	
Memory-to-Memory	2	
MLB ¹	31	

¹Automotive models only.

Delay Line DMA

The processor provides delay line DMA functionality. This allows processor reads and writes to external delay line buffers (and hence to external memory) with limited core interaction.

Scatter/Gather DMA

The processor provides scatter/gather DMA functionality. This allows processor DMA reads/writes to/from non contiguous memory blocks.

FFT Accelerator

The FFT accelerator implements a radix-2 complex/real input, complex output FFT with no core intervention. The FFT accelerator runs at the peripheral clock frequency.

FIR Accelerator

The FIR (finite impulse response) accelerator consists of a 1024 word coefficient memory, a 1024 word deep delay line for the data, and four MAC units. A controller manages the accelerator. The FIR accelerator runs at the peripheral clock frequency.

IIR Accelerator

The IIR (infinite impulse response) accelerator consists of a 1440 word coefficient memory for storage of biquad coefficients, a data memory for storing the intermediate data, and one MAC unit. A controller manages the accelerator. The IIR accelerator runs at the peripheral clock frequency.

Watchdog Timer

The watchdog timer is used to supervise the stability of the system software. When used in this way, software reloads the watchdog timer in a regular manner so that the downward counting timer never expires. An expiring timer then indicates that system software might be out of control.

The 32-bit watchdog timer that can be used to implement a software watchdog function. A software watchdog can improve system reliability by forcing the processor to a known state through generation of a system reset, if the timer expires before being reloaded by software. Software initializes the count value of the timer, and then enables the timer. The watchdog timer resets both the core and the internal peripherals. Note that this feature is available on the 176-lead package only.

SYSTEM DESIGN

The following sections provide an introduction to system design options and power supply issues.

Program Booting

The internal memory of the ADSP-2148x boots at system power-up from an 8-bit EPROM via the external port, an SPI master, or an SPI slave. Booting is determined by the boot configuration (BOOT_CFG2-0) pins in Table 9 for the 176-lead package and Table 10 for the 100-lead package.

Table 9.	Boot Mode	Selection,	176-Lead	Package
----------	-----------	------------	----------	---------

BOOT_CFG2-0	Booting Mode
000	SPI Slave Boot
001	SPI Master Boot
010	AMI User Boot (for 8-bit Flash Boot)
011	No boot (processor executes from internal ROM after reset)
1xx	Reserved

Table 10. Boot Mode Selection, 100-Lead Package

BOOT_CFG1-0	Booting Mode
00	SPI Slave Boot
01	SPI Master Boot
10	Reserved
11	No boot (processor executes from internal ROM after reset)

The "Running Reset" feature allows a user to perform a reset of the processor core and peripherals, but without resetting the PLL and SDRAM controller, or performing a boot. The functionality of the <u>RESETOUT/RUNRSTIN</u> pin has now been extended to also act as the input for initiating a Running Reset. For more information, see the *ADSP-214xx SHARC Processor Hardware Reference*.

Power Supplies

The processors have separate power supply connections for the internal (V_{DD_INT}) and external (V_{DD_EXT}) power supplies. The internal supply must meet the V_{DD_INT} specifications. The external supply must meet the V_{DD_EXT} specification. All external supply pins must be connected to the same power supply.

To reduce noise coupling, the PCB should use a parallel pair of power and ground planes for V_{DD_INT} and GND.

Target Board JTAG Emulator Connector

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the ADSP-2148x processors to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor's JTAG interface ensures that the emulator will not affect target system loading or timing.

For complete information on Analog Devices' SHARC DSP Tools product line of JTAG emulator operation, see the appropriate emulator hardware user's guide.

DEVELOPMENT TOOLS

The ADSP-2148x processors are supported with a complete set of CROSSCORE[®] software and hardware development tools, including Analog Devices emulators and VisualDSP++[®] development environment. The same emulator hardware that supports other SHARC processors also fully emulates the ADSP-2148x processors.

EZ-KIT Lite Evaluation Board

For evaluation of the processors, use the EZ-KIT Lite[®] board from Analog Devices. The board comes with on-chip emulation capabilities and is equipped to enable software development. Multiple daughter cards are available.

Designing an Emulator-Compatible DSP Board (Target)

The Analog Devices family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on each JTAG DSP. Nonintrusive incircuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the processor's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

Evaluation Kit

Analog Devices offers a range of EZ-KIT Lite evaluation platforms to use as a cost effective method to learn more about developing or prototyping applications with Analog Devices processors, platforms, and software tools. Each EZ-KIT Lite includes an evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. Also included are sample application programs, power supply, and a USB cable. All evaluation versions of the software tools are limited for use only with the EZ-KIT Lite product.

The USB controller on the EZ-KIT Lite board connects the board to the USB port of the user's PC, enabling the VisualDSP++ evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also allows in-circuit programming of the on-board Flash device to store user-specific boot code, enabling the board to run as a standalone unit without being connected to the PC.

With a full version of VisualDSP++ installed (sold separately), engineers can develop software for the EZ-KIT Lite or any custom defined system. Connecting one of Analog Devices JTAG emulators to the EZ-KIT Lite board enables high speed, nonintrusive emulation.

ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-2148x architecture and functionality. For detailed information on the ADSP-2148x family core architecture and instruction set, refer to the *SHARC Processor Programming Reference*.

RELATED SIGNAL CHAINS

A *signal chain* is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The Circuits from the Lab[™] site (www.analog.com/circuits) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

PIN FUNCTION DESCRIPTIONS

 Table 11. Pin Descriptions

Name	Туре	State During/ After Reset	Description
ADDR ₂₃₋₀	I/O/T (ipu)	High-Z/ driven low (boot)	External Address. The processor outputs addresses for external memory and peripherals on these pins. The ADDR pins can be multiplexed to support the external memory interface address, and FLAGS15–8 (I/O) and PWM (O). After reset, all ADDR pins are in external memory interface mode and FLAG(0–3) pins are in FLAGS mode (default). When configured in the IDP_PDAP_CTL register, IDP channel 0 scans the ADDR ₂₃₋₄ pins for parallel input data.
DATA ₁₅₋₀	I/O/T (ipu)	High-Z	External Data. The data pins can be multiplexed to support the external memory interface data (I/O), and FLAGS ₇₋₀ (I/O).
AMI_ACK	l (ipu)		Memory Acknowledge. External devices can deassert AMI_ACK (low) to add wait states to an external memory access. AMI_ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.
MS ₀₋₁	O/T (ipu)	High-Z	Memory Select Lines 0–1. These lines are asserted (low) as chip selects for the corresponding banks of external memory. The \overline{MS}_{1-0} lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the \overline{MS}_{1-0} lines are inactive; they are active however when a conditional memory access instruction is executed, whether or not the condition is true. The $\overline{MS1}$ pin can be used in EPORT/FLASH boot mode. For more information, see the <i>ADSP-214xx SHARC Processor Hardware Reference</i> .
AMI_RD	O/T (ipu)	High-Z	AMI Port Read Enable. AMI_RD is asserted whenever the processor reads a word from external memory.
AMI_WR	O/T (ipu)	High-Z	AMI Port Write Enable. AMI_WR is asserted when the processor writes a word to external memory.
FLAG0/IRQ0	I/O (ipu)	FLAG[0] INPUT	FLAG0/Interrupt Request0.
FLAG1/IRQ1	I/O (ipu)	FLAG[1] INPUT	FLAG1/Interrupt Request1.
FLAG2/IRQ2/MS2	I/O (ipu)	FLAG[2] INPUT	FLAG2/Interrupt Request2/Memory Select2.
FLAG3/TMREXP/MS3	I/O (ipu)	FLAG[3] INPUT	FLAG3/Timer Expired/Memory Select3.

The following symbols appear in the Type column of Table 11: A = asynchronous, I = input, O = output, S = synchronous, A/D = active drive, O/D = open drain, and T = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between $26k-63k \Omega$. The range of an ipd resistor can be between $31k-85k \Omega$. The three-state voltage of ipu pads will not reach to the full V_{DD_EXT} level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

Table 11. Pin Descriptions (Continued)

nect to SDRAM's RAS pin. In conjunction with other
· ·
e operation for the SDRAM to perform.
Connect to SDRAM's CAS pin. In conjunction with the operation for the SDRAM to perform.
SDRAM's WE or W buffer pin. In conjunction with les the operation for the SDRAM to perform.
SDRAM's CKE pin. Enables and disables the CLK et supplied with the SDRAM device.
ons to refresh an SDRAM in parallel with non-SDRAM 's ADDR10 pin only during SDRAM accesses.
isk signal for write accesses and output mask signal sed when DQM is sampled high during a write cycle. sed in a High-Z state when DQM is sampled high en high from reset de-assertion until SDRAM initial- driven low irrespective of whether any SDRAM
r for this pin differs from all other clock drivers. See the 100-lead package, the SDRAM interface should ower switching by setting the DSDCTL bit in SDCTL he ADSP-214xx SHARC Processor Hardware Reference
ese pins provide the physical interface to the DAI gisters define the combination of on-chip audio- connected to the pin and to the pin's output enable. e peripherals then determines the exact behavior of present in the DAI SRU may be routed to any of these
e pins provide the physical interface to the DPI SRU. s define the combination of on-chip peripheral e pin and to the pin's output enable. The configu- then determines the exact behavior of the pin. Any ne DPI SRU may be routed to any of these pins.
s pin should be pulled low when not used.
t.
used, this pin can be left floating.
ot used, this pin can be left floating.

The following symbols appear in the Type column of Table 11: \mathbf{A} = asynchronous, \mathbf{I} = input, \mathbf{O} = output, \mathbf{S} = synchronous, \mathbf{A}/\mathbf{D} = active drive, \mathbf{O}/\mathbf{D} = open drain, and \mathbf{T} = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between $26k-63k \Omega$. The range of an ipu resistor can be between $31k-85k \Omega$. The three-state voltage of ipu pads will not reach to the full V_{DD_EXT} level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

Table 11. Pin Descriptions (Continued)

Name	Туре	State During/ After Reset	Description
MLBCLK ¹	I		Media Local Bus Clock. This clock is generated by the MLB controller that is synchro- nized to the MOST network and provides the timing for the entire MLB interface at 49.152 MHz at FS=48 kHz. When the MLB controller is not used, this pin should be grounded.
MLBDAT ¹	I/O/T in 3 pin mode. I in 5 pin mode.	High-Z	Media Local Bus Data. The MLBDAT line is driven by the transmitting MLB device and is received by all other MLB devices including the MLB controller. The MLBDAT line carries the actual data. In 5-pin MLB mode, this pin is an input only. When the MLB controller is not used, this pin should be grounded.
MLBSIG ¹	I/O/T in 3 pin mode. I in 5 pin mode	High-Z	Media Local Bus Signal. This is a multiplexed signal which carries the Channel/Address generated by the MLB Controller, as well as the Command and RxStatus bytes from MLB devices. In 5-pin mode, this pin is input only. When the MLB controller is not used, this pin should be grounded.
MLBDO ¹	0/Т	High-Z	Media Local Bus Data Output (in 5 pin mode). This pin is used only in 5-pin MLB mode. This serves as the output data pin in 5-pin mode. When the MLB controller is not used, this pin should be connected to ground.
MLBSO ¹	0/Т	High-Z	Media Local Bus Signal Output (in 5 pin mode). This pin is used only in 5-pin MLB mode. This serves as the output signal pin in 5-pin mode. When the MLB controller is not used, this pin should be connected to ground.
TDI	l (ipu)		Test Data Input (JTAG). Provides serial data for the boundary scan logic.
TDO	O/T	High-Z	Test Data Output (JTAG). Serial scan output of the boundary scan path.
TMS	l (ipu)		Test Mode Select (JTAG). Used to control the test state machine.
ТСК	I		Test Clock (JTAG). Provides a clock for JTAG boundary scan. TCK must be asserted (pulsed low) after power-up or held low for proper operation of the device.
TRST	l (ipu)		Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the processor.
EMU	O (O/D, ipu)	High-Z	Emulation Status. Must be connected to the ADSP-2148x Analog Devices DSP Tools product line of JTAG emulators target board connector only.

The following symbols appear in the Type column of Table 11: A = asynchronous, I = input, O = output, S = synchronous, A/D = active drive, O/D = open drain, and T = three-state, ipd = internal pull-down resistor, ipu = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between $26k-63k \Omega$. The range of an ipd resistor can be between $31k-85k \Omega$. The three-state voltage of ipu pads will not reach to the full V_{DD_EXT} level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

Table 11. Pin Descriptions (Continued)

Name	Туре	State During/ After Reset	Description
CLK_CFG ₁₋₀	1		Core to CLKIN Ratio Control. These pins set the start up clock frequency.Note that the operating frequency can be changed by programming the PLL multiplierand divider in the PMCTL register at any time after the core comes out of reset. Theallowed values are:00 = 8:101 = 32:110 = 16:111 = reserved
CLKIN	1		Local Clock In. Used in conjunction with XTAL. CLKIN is the clock input. It configures the processors to use either its internal clock generator or an external clock source. Connecting the necessary components to CLKIN and XTAL enables the internal clock generator. Connecting the external clock to CLKIN while leaving XTAL unconnected configures the processors to use the external clock source such as an external clock oscillator. CLKIN may not be halted, changed, or operated below the specified frequency.
XTAL	0		Crystal Oscillator Terminal. Used in conjunction with CLKIN to drive an external crystal.
RESET	1		Processor Reset. Resets the processor to a known state. Upon deassertion, there is a 4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins program execution from the hardware reset vector address. The RESET input must be asserted (low) at power-up.
RESETOUT/ RUNRSTIN	l/O (ipu)		Reset Out/Running Reset In. The default setting on this pin is reset out. This pin also has a second function as RUNRSTIN which is enabled by setting bit 0 of the RUNRSTCTL register. For more information, see the <i>ADSP-214xx SHARC Processor Hardware Reference</i> .
BOOT_CFG ₂₋₀	I		Boot Configuration Select. These pins select the boot mode for the processor (see Table 9). The BOOT_CFG pins must be valid before RESET (hardware and software) is asserted.

The following symbols appear in the Type column of Table 11: A = asynchronous, I = input, O = output, S = synchronous, A/D = active drive, O/D = open drain, and T = three-state, ipd = internal pull-down resistor, ipu = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between $26k-63k \Omega$. The range of an ipd resistor can be between $31k-85k \Omega$. The three-state voltage of ipu pads will not reach to the full V_{DD_EXT} level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

¹The MLB pins are only available on the automotive models.

Table 12. Pin List, Power and Ground

Name	Туре	Description
V _{DD_INT}	Р	Internal Power Supply
V _{DD_EXT}	Р	I/O Power Supply
GND ¹	G	Ground
V _{DD_THD}	Р	Thermal Diode Power Supply. When not used, this pin can be left floating.

¹ The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be *robustly* connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.

SPECIFICATIONS

OPERATING CONDITIONS

			300 MI	Hz		350 M	Hz		400 M	Hz	
Parameter ¹	Description	Min	Nom	Max	Min	Nom	Мах	Min	Nom	Max	Unit
V _{DD_INT}	Internal (Core) Supply Voltage	1.05	1.1	1.15	1.05	1.1	1.15	1.05	1.1	1.15	V
V _{DD_EXT}	External (I/O) Supply Voltage	3.13		3.47	3.13		3.47	3.13		3.47	v
V _{DD_THD}	Thermal Diode Supply Voltage	3.13		3.47	3.13		3.47	3.13		3.47	V
V _{IH} ²	High Level Input Voltage @ V _{DD_EXT} = Max	2.0		3.6	2.0		3.6	2.0		3.6	V
V_{IL}^4	Low Level Input Voltage @ V _{DD EXT} = Min	-0.3		0.8	-0.3		0.8	-0.3		0.8	V
V _{IH_CLKIN} ³	High Level Input Voltage @ V _{DD EXT} = Max	2.2		V_{DD_EXT}	2.2		V_{DD_EXT}	2.2		V_{DD_EXT}	V
V _{IL_CLKIN}	Low Level Input Voltage @ V _{DD EXT} = Min	-0.3		+0.8	-0.3		+0.8	-0.3		+0.8	V
Tj	Junction Temperature 100-Lead LQFP_EP @ T _{AMBIENT} 0°C to +70°C	0		110	0		110	0		110	°C
Тյ	Junction Temperature 100-Lead LQFP_EP @ T _{AMBIENT} -40°C to +85°C	-40		125	-40		125	-40		125	°C
Tj	Junction Temperature 176-Lead LQFP_EP @ T _{AMBIENT} 0°C to +70°C	0		110	0		110	0		110	°C
Tj	Junction Temperature 176-Lead LQFP_EP @ T _{AMBIENT} -40°C to +85°C	-40		125	-40		125	-40		125	°C

¹Specifications subject to change without notice.

² Applies to input and bidirectional pins: ADDR23-0, DATA15-0, FLAG3-0, DAI_Px, DPI_Px, BOOT_CFGx, CLK_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST, AMI_ACK, MLBCLK, MLBDAT, MLBSIG.

³Applies to input pins CLKIN, WDT_CLKIN.

ELECTRICAL CHARACTERISTICS

			3	800 MHz	3	50 MHz	4	00 MHz	
Parameter ¹	Description	Test Conditions	Min	Max	Min	Max	Min	Max	Unit
V _{OH} ²	High Level Output Voltage	$@V_{DD_{EXT}} = Min, I_{OH} = -1.0 mA^3$	2.4		2.4		2.4		V
V _{OL} ²	Low Level Output Voltage	@ $V_{DD_{EXT}} = Min, I_{OL} = 1.0 mA^3$		0.4		0.4		0.4	v
4, 5 IH	High Level Input Current	@ V _{DD_EXT} = Max, V _{IN} = V _{DD_EXT} Max		10		10		10	μΑ
IL ⁴	Low Level Input Current	$@V_{DD_{EXT}} = Max, V_{IN} = 0 V$		10		10		10	μA
ILPU ⁵	Low Level Input Current Pull-up	$@V_{DD_{EXT}} = Max, V_{IN} = 0 V$		200		200		200	μΑ
OZH ^{6, 7}	Three-State Leakage Current	@ V _{DD_EXT} = Max, V _{IN} = V _{DD_EXT} Max		10		10		10	μΑ
OZL ⁶	Three-State Leakage Current	$@V_{DD_{EXT}} = Max, V_{IN}$ = 0 V		10		10		10	μΑ
OZLPU ⁷	Three-State Leakage Current Pull-up	$@V_{DD_{EXT}} = Max, V_{IN} = 0 V$		200		200		200	μΑ
OZHPD ⁸	Three-State Leakage Current Pull-down	@ V _{DD_EXT} = Max, V _{IN} = V _{DD_EXT} Max		200		200		200	μΑ
DD-INTYP ^{9, 10}	Supply Current (Internal)	$V_{DDINT} = 1.1 V,$ ASF = 1, T _J = 25°C		410		450		500	mA
- 11, 12 -IN	Input Capacitance	$T_{CASE} = 25^{\circ}C$		5		5		5	pF

¹ Specifications subject to change without notice.

² Applies to output and bidirectional pins: ADDR23-0, DATA15-0, AMI_RD, AMI_WR, FLAG3-0, DAI_Px, DPI_Px, EMU, TDO, RESETOUT MLBSIG, MLBDAT, MLBDO, MLBSO, SDRAS, SDCAS, SDWE, SDCKE, SDA10, SDDQM, MS0-1.

³See Output Drive Currents on Page 54 for typical drive current capabilities.

⁴Applies to input pins: BOOT_CFGx, CLK_CFGx, TCK, RESET, CLKIN.

⁵ Applies to input pins with internal pull-ups: TRST, TMS, TDI.

⁶Applies to three-statable pin: TDO.

⁷Applies to three-statable pins with pull-ups: DAI_Px, DPI_Px, EMU.

⁸Applies to three-statable pin with pull-down: SDCLK.

⁹Typical internal current data reflects nominal operating conditions.

¹⁰See Engineer-to-Engineer Note "Estimating Power Dissipation for ADSP-214xx SHARC Processors (EE-348) for further information.

¹¹Applies to all signal pins.

¹²Guaranteed, but not tested.

Total Power Dissipation

Total power dissipation has two components:

- 1. Internal power consumption
- 2. External power consumption

Internal power consumption also comprises two components:

- 1. Static, due to leakage current. Table 13 shows the static current consumption ($I_{DD-STATIC}$) as a function of junction temperature (T_I) and core voltage ($V_{DD \ INT}$).
- 2. Dynamic (I_{DD-DYNAMC}), due to transistor switching characteristics and activity level of the processor. The activity level is reflected by the Activity Scaling Factor (ASF), which represents application code running on the processor core and having various levels of peripheral and external port activity (Table 13). Dynamic current consumption is calculated by scaling the specific application by the ASF and using baseline dynamic current consumption as a reference.

External power consumption is due to the switching activity of the external pins.

The ASF is combined with the CCLK frequency and $V_{DD_{INT}}$ dependent data in Table 14 to calculate this part. The second part is due to transistor switching in the peripheral clock (PCLK) domain, which is included in the $I_{DD_{INT}}$ specification equation.

Table 13. Activity Scaling Factors (ASF)¹

Activity	Scaling Factor (ASF)
Idle	0.29
Low	0.53
Medium Low	0.61
Medium High	0.77
Peak Typical (50:50) ²	0.85
Peak Typical (60:40) ²	0.93
Peak Typical (70:30) ²	1.00
High Typical	1.16
High	1.25
Peak	1.31

¹See Estimating Power for ADSP-214xx SHARC Processors (EE-348) for more

information on the explanation of the power vectors specific to the ASF table. ²Ratio of continuous instruction loop (core) to SDRAM control code reads and writes.

		V _{DD_INT} (V)
(°C) رT	1.05 V	1.10 V	1.15 V
-45	96	118	144
-35	103	126	154
-25	113	138	168
-15	127	155	187
-5	147	177	212
+5	171	206	245
+15	201	240	285
+25	237	280	331
-35	279	329	388
-45	331	389	455
-55	391	458	533
-65	464	539	626
-75	547	633	731
-85	645	746	860
-95	761	877	1007
-105	897	1026	1179
-115	1047	1198	1372
125	1219	1397	1601

¹Valid temperature and voltage ranges are model-specific. See Operating Conditions on Page 17.

Table 15. Baseline Dynamic Current in CCLK Domain (mA, with ASF = 1.0)^{1, 2}

f _{CCLK}	Voltage (V _{DD_INT})				
(MHz)	1.05 V	1.10 V	1.15 V		
100	84	88	92		
150	126	133	139		
200	165	174	183		
250	207	217	229		
300	246	260	273		
350	286	302	318		
400	326	344	361		

¹The values are not guaranteed as standalone maximum specifications. They must be combined with static current per the equations of Electrical Characteristics on Page 18.

² Valid frequency and voltage ranges are model-specific. See Operating Conditions on Page 17.

ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in Table 16 may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 16. Absolute Maximum Ratings

Parameter	Rating
Internal (Core) Supply Voltage (V _{DD_INT})	–0.3 V to +1.32 V
External (I/O) Supply Voltage (V _{DD_EXT})	–0.3 V to +3.6 V
Thermal Diode Supply Voltage	–0.3 V to +3.6 V
(V _{DD_THD})	
Input Voltage	–0.5 V to +3.6 V
Output Voltage Swing	–0.5 V to $V_{DD_{EXT}}$ +0.5 V
Storage Temperature Range	–65°C to +150°C
Junction Temperature While Biased	125°C

PACKAGE INFORMATION

The information presented in Figure 3 provides details about the package branding for the ADSP-2148x processors. For a complete listing of product availability, see Ordering Guide on Page 66.



Figure 3. Typical Package Brand

Table 17. Package Brand Information¹

Brand Key	Field Description	
t	Temperature Range	
рр	Package Type	
Z	RoHS Compliant Option	
сс	See Ordering Guide	
ννννν.χ	Assembly Lot Code	
n.n	Silicon Revision	
#	RoHS Compliant Designation	
yyww	Date Code	

¹ Non automotive only. For branding information specific to automotive products, contact Analog Devices Inc.

ESD SENSITIVITY



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

MAXIMUM POWER DISSIPATION

See Engineer-to-Engineer Note "Estimating Power Dissipation for ADSP-214xx SHARC Processors" (EE-348) for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see Thermal Characteristics on Page 55.

TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See Figure 43 on Page 54 under Test Conditions for voltage reference levels.

Switching Characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

Core Clock Requirements

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, the processor core, and the serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see Figure 4). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.

Voltage Controlled Oscillator (VCO)

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds f_{VCO} specified in Table 20.

- The product of CLKIN and PLLM must never exceed 1/2 of f_{VCO} (max) in Table 20 if the input divider is not enabled (INDIV = 0).
- The product of CLKIN and PLLM must never exceed f_{VCO} (max) in Table 20 if the input divider is enabled (INDIV = 1).

The VCO frequency is calculated as follows:

$$f_{VCO} = 2 \times PLLM \times f_{INPUT}$$

$$f_{CCLK} = (2 \times PLLM \times f_{INPUT}) \div PLLD$$

where:

 f_{VCO} = VCO output

PLLM = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK_CFG pins in hardware.

PLLD = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

 f_{INPUT} = is the input frequency to the PLL.

 f_{INPUT} = CLKIN when the input divider is disabled or


 f_{INPUT} = CLKIN ÷ 2 when the input divider is enabled

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in Table 18. All of the timing specifications for the ADSP-2148x peripherals are defined in relation to t_{PCLK} . See the peripheral specific section for each peripheral's timing information.

Table 18.	Clock	Periods
-----------	-------	---------

Timing	
Requirements	Description
t _{CK}	CLKIN Clock Period
t _{CCLK}	Processor Core Clock Period
t _{PCLK}	Peripheral Clock Period = $2 \times t_{CCLK}$
t _{SDCLK}	SDRAM Clock Period = $(t_{CCLK}) \times SDCKR$

Figure 4 shows core to CLKIN relationships with external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the *ADSP-214xx SHARC Processor Hardware Reference*.



*CLKOUT (TEST ONLY) FREQUENCY IS THE SAME AS f

Figure 4. Core Clock and System Clock Relationship to CLKIN

Power-Up Sequencing

The timing requirements for processor startup are given in Table 19. While no specific power-up sequencing is required between V_{DD_EXT} and V_{DD_INT} , there are some considerations that system designs should take into account.

- No power supply should be powered up for an extended period of time (> 200 ms) before another supply starts to ramp up.
- If the V_{DD_INT} power supply comes up after V_{DD_EXT} , any pin, such as RESETOUT and RESET, may actually drive momentarily until the V_{DD_INT} rail has powered up.

Systems sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the V_{DD_INT} power supply comes up after V_{DD_EXT} , a leakage current of the order of threestate leakage current pull-up, pull-down may be observed on any pin, even if that is an input only (for example the RESET pin) until the V_{DD_INT} rail has powered up.

Table 19.	Power U	Up Sequenci	ng Timing	Requirements	(Processor	Startup)
-----------	---------	-------------	-----------	--------------	------------	----------

Parameter		Min	Max	Unit
Timing Requirem	ents			
t _{RSTVDD}	RESET Low Before V _{DD_EXT} or V _{DD_INT} On	0		ms
t _{IVDDEVDD}	V _{DD_INT} On Before V _{DD_EXT}	-200	+200	ms
t _{CLKVDD} ¹	CLKIN Valid After $V_{\text{DD_INT}}$ and $V_{\text{DD_EXT}}$ Valid	0	200	ms
t _{CLKRST}	CLKIN Valid Before RESET Deasserted	10 ²		μs
t _{PLLRST}	PLL Control Setup Before RESET Deasserted	20 ³		μs
Switching Charac	cteristic			
t _{CORERST} 4, 5	Core Reset Deasserted After RESET Deasserted	$4096 \times t_{CK} + 2 \times t_{CK}$	CCLK	

¹Valid V_{DD_INT} and V_{DD_EXT} assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

² Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

³Based on CLKIN cycles.

⁴ Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for RESET to be held low in order to properly initialize and propagate default states at all I/O pins.

⁵ The 4096 cycle count depends on t_{SRST} specification in Table 21. If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.




Figure 5. Power-Up Sequencing

Clock Input

Table 20. Clock Input

	3			3	50 MHz	4	00 MHz	
Parame	eter	Min	Max	Min	Max	Min	Max	Unit
Timing I	Requirements							
t _{CK}	CLKIN Period	26.66 ¹	100 ²	22.8 ¹	100 ²	20 ¹	100 ²	ns
t _{CKL}	CLKIN Width Low	13	45	11	45	10	45	ns
t _{CKH}	CLKIN Width High	13	45	11	45	10	45	ns
t _{CKRF} ³	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3		3	ns
t _{CCLK} 4	CCLK Period	3.33	10	2.85	10	2.5	10	ns
f _{VCO} ⁵	VCO Frequency	200	800	200	800	200	800	MHz
t _{CKJ} ^{6, 7}	CLKIN Jitter Tolerance	-250	+250	-250	+250	-250	+250	ps

¹Applies only for CLK_CFG1-0 = 00 and default values for PLL control bits in PMCTL.

² Applies only for CLK_CFG1-0 = 01 and default values for PLL control bits in PMCTL.

³Guaranteed by simulation but not tested on silicon.

⁴Any changes to PLL control bits in the PMCTL register must meet core clock timing specification t_{CCLK}.

⁵See Figure 4 on Page 21 for VCO diagram.

⁶Actual input jitter should be combined with ac specifications for accurate timing analysis.

⁷ Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.





Figure 6. Clock Input

Clock Signals

The ADSP-2148x can use an external clock or a crystal. See the CLKIN pin description in Table 11 on Page 13. Programs can configure the processor to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. Figure 7 shows the component connections used for a crystal

operating in fundamental mode. Note that the clock rate is achieved using a 25 MHz crystal and a PLL multiplier ratio 16:1 (CCLK:CLKIN achieves a clock speed of 400 MHz). To achieve the full core clock rate, programs need to configure the multiplier bits in the PMCTL register.



CHOOSE C1 AND C2 BASED ON THE CRYSTAL Y1. R2 SHOULD BE CHOSEN TO LIMIT CRYSTAL DRIVE POWER. REFER TO CRYSTAL MANUFACTURER'S SPECIFICATIONS.

***TYPICAL VALUES**


Figure 7. Recommended Circuit for Fundamental Mode Crystal Operation

Reset

Table 21. Reset

Paramete	r	Min	Max	Unit
Timing Req	uirements			
t _{WRST} 1	RESET Pulse Width Low	$4 \times t_{CK}$		ns
t _{SRST}	RESET Setup Before CLKIN Low	8		ns

¹ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 μ s while RESET is low, assuming stable V_{DD} and CLKIN (not including start-up time of external clock oscillator).





Running Reset

The following timing specification applies to <u>RESETOUT/RUNRSTIN</u> pin when it is configured as <u>RUNRSTIN</u>.

Table 22. Running Reset

Parameter		Min	Max	Unit
Timing Requi	rements			
t _{WRUNRST}	Running RESET Pulse Width Low	$4 \times t_{CK}$		ns
t _{SRUNRST}	Running RESET Setup Before CLKIN High	8		ns




Figure 9. Running Reset

Interrupts

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as $\overline{IRQ0}$, IRQ1, and $\overline{IRQ2}$ interrupts, as well as the DAI_P20-1 and DPI_P14-1 pins when they are configured as interrupts.

Table 23. Interrupts

Parameter		Min	Мах	Unit
Timing Requiren	nent			
t _{IPW}	IRQx Pulse Width	$2 \times t_{PCLK} + 2$		ns




Figure 10. Interrupts

Core Timer

The following timing specification applies to FLAG3 when it is configured as the core timer (TMREXP).

Table 24. Core Timer

Parameter		Min	Max	Unit
Switching C	Characteristic			
twctim	TMREXP Pulse Width	$4 \times t_{PCLK} - 1$		ns




Figure 11. Core Timer

Timer PWM_OUT Cycle Timing

The following timing specification applies to timer0 and timer1 in PWM_OUT (pulse-width modulation) mode. Timer signals are routed to the DPI_P14-1 pins through the DPI SRU. Therefore, the timing specifications provided below are valid at the DPI_P14-1 pins.

Table 25. Timer PWM_OUT Timing

Parameter		Min	Max	Unit
Switching Cha	rracteristic			
t _{PWMO}	Timer Pulse Width Output	$2 \times t_{PCLK} - 1.2$	$2 \times (2^{31} - 1) \times t_{PCLK}$	ns




Figure 12. Timer PWM_OUT Timing

Timer WDTH_CAP Timing

The following timing specification applies to timer0 and timer1, and in WDTH_CAP (pulse-width count and capture) mode. Timer signals are routed to the DPI_P14-1 pins through the SRU. Therefore, the timing specification provided below is valid at the DPI_P14-1 pins.

Table 26. Timer Width Capture Timing

Paramet	er	Min	Мах	Unit
Timing Re	equirement			
t _{PWI}	Timer Pulse Width	$2 \times t_{PCLK}$	$2 \times (2^{31} - 1) \times t_{PCLK}$	ns



Figure 13. Timer Width Capture Timing

Watchdog Timer Timing

Table 27. Watchdog Timer Timing

Parameter		Min	Max	Unit
Timing Requ	uirement			
t _{WDTCLKPER}		100	1000	ns
Switching C	haracteristics			
t _{RST}	WDT Clock Rising Edge to Watchdog Timer RESET Falling Edge	3	6.4	ns
t _{RSTPW}	Reset Pulse Width	$64 \times t_{WDTCLKPER}$		ns




Figure 14. Watchdog Timer Timing

Pin to Pin Direct Routing (DAI and DPI)

For direct pin connections only (for example DAI_PB01_I to DAI_PB02_O).

Table 28. DAI/DPI Pin to Pin Routing

Parameter		Min	Max	Unit
Timing Require	ement			
t _{DPIO}	Delay DAI/DPI Pin Input Valid to DAI/DPI Output Valid	1.5	12	ns




Figure 15. DAI Pin to Pin Direct Routing

Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's inputs and outputs are not directly routed to/from DAI pins (via pin buffers), there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI_P01 – DAI_P20).

Table 29. Precision Clock Generator (Direct Pin Routing)

Parameter	r	Min	Мах	Unit
Timing Req	uirements			
t _{PCGIW}	Input Clock Period	$t_{PCLK} \times 4$		ns
t _{STRIG}	PCG Trigger Setup Before Falling Edge of PCG Input Clock	4.5		ns
t _{HTRIG}	PCG Trigger Hold After Falling Edge of PCG Input Clock	3		ns
Switching (Characteristics			
t _{DPCGIO}	PCG Output Clock and Frame Sync Active Edge Delay After PCG Input Clock	2.5	10	ns
t _{DTRIGCLK}	PCG Output Clock Delay After PCG Trigger	$2.5 + (2.5 \times t_{PCGIP})$	$10 + (2.5 \times t_{PCGIP})$	ns
t _{DTRIGFS}	PCG Frame Sync Delay After PCG Trigger	$2.5 + ((2.5 + D - PH) \times t_{PCGIP})$	$10 + ((2.5 + D - PH) \times t_{PCGIP})$	ns
t _{PCGOW} 1	Output Clock Period	$2 \times t_{PCGIP} - 1$		ns

¹Normal mode of operation.




Figure 16. Precision Clock Generator (Direct Pin Routing)

Flags

The timing specifications provided below apply to the DPI_P14-1, ADDR7-0, ADDR23-8, DATA7-0, and FLAG3-0 pins when configured as FLAGS. See Table 11 on Page 13 for more information on flag use.

Table 30. Flags

Parameter		Min Max	Unit
Timing Requ	uirement		
t _{FIPW} 1	FLAGs IN Pulse Width	$2 \times t_{PCLK} + 3$	ns
Switching C	haracteristic		
t _{FOPW} ¹	FLAGs OUT Pulse Width	$2 \times t_{PCLK} - 3$	ns

¹This is applicable when the Flags are connected to DPI_P14-1, ADDR7-0, ADDR23-8, DATA7-0 and FLAG3-0 pins.




Figure 17. Flags

SDRAM Interface Timing (166 MHz SDCLK)

Table 31. SDRAM Interface Timing

Parameter		Min	Max	Unit
Timing Req	uirements			
t _{SSDAT}	DATA Setup Before SDCLK	0.7		ns
t _{HSDAT}	DATA Hold After SDCLK	1.23		ns
Switching C	<i>Characteristics</i>			
t _{SDCLK} 1	SDCLK Period	6		ns
t _{SDCLKH}	SDCLK Width High	2.2		ns
t _{SDCLKL}	SDCLK Width Low	2.2		ns
t _{DCAD} ²	Command, ADDR, Data Delay After SDCLK		4	ns
t _{HCAD} ²	Command, ADDR, Data Hold After SDCLK	1		ns
t _{DSDAT}	Data Disable After SDCLK		5.3	ns
t _{ENSDAT}	Data Enable After SDCLK	0.3		ns

¹Systems should use the SDRAM model with a speed grade higher than the desired SDRAM controller speed. For example, to run the SDRAM controller at 166 MHz the SDRAM model with a speed grade of 183 MHz or above should be used. See Engineer-to-Engineer Note "Interfacing SDRAM memory to SHARC processors (EE-286)" for more information on hardware design guidelines for the SDRAM interface.

²Command pins include: SDCAS, SDRAS, SDWE, MSx, SDA10, SDCKE.




Figure 18. SDRAM Interface Timing

AMI Read

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI_ACK, ADDR, DATA, AMI_RD, AMI_WR, and strobe timing parameters only apply to asynchronous access mode.

Table 32. AMI Read

Parameter		Min	Мах	Unit
Timing Requ	irements			
t _{DAD} ^{1, 2, 3}	Address Selects Delay to Data Valid		W + t_{SDCLK} – 5.4	ns
t _{DRLD} ^{1, 3}	AMI_RD Low to Data Valid		W – 3.2	ns
t _{SDS}	Data Setup to AMI_RD High	2.5		ns
HDRH ^{4, 5}	Data Hold from AMI_RD High	0		ns
DAAK ^{2, 6}	AMI_ACK Delay from Address, Selects		$t_{SDCLK} - 9.5 + W$	ns
DSAK ⁴	AMI_ACK Delay from AMI_RD Low		W – 7	ns
Switching Ch	aracteristics			
t _{DRHA}	Address Selects Hold After AMI_RD High	RHC + 0.20		ns
	Address Selects to AMI_RD Low	t _{SDCLK} – 3.8		ns
t _{RW}	AMI_RD Pulse Width	W – 1.4		ns
t _{RWR}	AMI_RD High to AMI_RD Low	HI + t _{SDCLK} – 1		ns

W = (number of wait states specified in AMICTLx register) \times t_{SDCLK}.

RHC = (number of Read Hold Cycles specified in AMICTLx register) \times t_{SDCLK}

Where PREDIS = 0

HI = RHC: Read to Read from same bank

HI = RHC + IC: Read to Read from different bank

 $HI = RHC + Max (IC, (4 \times t_{SDCLK}))$: Read to Write from same or different bank

Where PREDIS = 1

 $HI = RHC + Max (IC, (4 \times t_{SDCLK}))$: Read to Write from same or different bank

 $HI = RHC + (3 \times t_{SDCLK})$: Read to Read from same bank

HI = RHC + Max (IC, (3 × t_{SDCLK}): Read to Read from different bank

IC = (number of idle cycles specified in AMICTLx register) \times t_{SDCLK}

H = (number of hold cycles specified in AMICTLx register) \times t_{SDCLK}

¹Data delay/setup: System must meet t_{DAD}, t_{DRLD}, or t_{SDS}.

² The falling edge of $\overline{\text{MS}}x$, is referenced.

³ The maximum limit of timing requirement values for t_{DAD} and t_{DRLD} parameters are applicable for the case where AMI_ACK is always high.

⁴Note that timing for AMI_ACK, ADDR, DATA, AMI_RD, AMI_WR, and strobe timing parameters only apply to asynchronous access mode.

⁵ Data hold: User must meet t_{HDRH} in asynchronous access mode. See Test Conditions on Page 54 for the calculation of hold times given capacitive and dc loads.

⁶AMI_ACK delay/setup: User must meet t_{DAAK}, or t_{DSAK}, for deassertion of AMI_ACK (low).




Figure 19. AMI Read

AMI Write

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI_ACK, ADDR, DATA, AMI_RD, AMI_WR, and strobe timing parameters only apply to asynchronous access mode.

Table 33. AMI Write

Parameter		Min	Max	Unit
Timing Requi	rements			
t _{DAAK} ^{1, 2}	AMI_ACK Delay from Address, Selects		$t_{SDCLK} - 9.7 + W$	ns
t _{DSAK} ^{1, 3}	AMI_ACK Delay from AMI_WR Low		W – 6	ns
Switching Cha	aracteristics			
t _{DAWH} ²	Address Selects to AMI_WR Deasserted	$t_{SDCLK} - 3.1 + W$		ns
t _{DAWL} ²	Address Selects to AMI_WR Low	t _{SDCLK} – 3		ns
t _{WW}	AMI_WR Pulse Width	W – 1.3		ns
t _{DDWH}	Data Setup Before AMI_WR High	$t_{SDCLK} - 3.7 + W$		ns
t _{DWHA}	Address Hold After AMI_WR Deasserted	H + 0.15		ns
t _{DWHD}	Data Hold After AMI_WR Deasserted	н		ns
t _{DATRWH} 4	Data Disable After AMI_WR Deasserted	$t_{SDCLK} - 4.3 + H$	$t_{SDCLK} + 4.9 + H$	ns
t _{WWR} ⁵	AMI_WR High to AMI_WR Low	t _{SDCLK} – 1.5 + H		ns
t _{DDWR}	Data Disable Before AMI_RD Low	$2 \times t_{SDCLK} - 6$		ns
t _{WDE}	AMI_WR Low to Data Enabled	t _{SDCLK} – 3.7		ns

 $W = (number of wall states specified in AMICTLy register) \times t_{SDCLK}$

H = (number of hold cycles specified in AMICTLx register) \times t_{SDCLK}

¹AMI_ACK delay/setup: System must meet t_{DAAK}, or t_{DSAK}, for deassertion of AMI_ACK (low).

² The falling edge of $\overline{\text{MSx}}$ is referenced.

³Note that timing for AMI_ACK, AMI_RD, AMI_WR, and strobe timing parameters only applies to asynchronous access mode.

⁴See Test Conditions on Page 54 for calculation of hold times given capacitive and dc loads.

⁵ For Write to Write: t_{SDCLK} + H, for both same bank and different bank. For Write to Read: 3 × t_{SDCLK} + H, for the same bank and different banks.




Figure 20. AMI Write

Serial Ports

In slave transmitter mode and master receiver mode, the maximum serial port frequency is $f_{PCLK}/8$. In master transmitter mode and slave receiver mode, the maximum serial port clock frequency is $f_{PCLK}/4$. To determine whether communication is possible between two devices at clock speed n, the following

specifications must be confirmed: 1) frame sync delay and frame sync setup and hold; 2) data delay and data setup and hold; and 3) SCLK width.

Serial port signals (SCLK, frame sync, Data Channel A, Data Channel B) are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Parameter		Min	Max	Unit
Timing Requ	uirements			
t _{SFSE} 1	Frame Sync Setup Before SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	2.5		ns
t _{HFSE} 1	Frame Sync Hold After SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	2.5		ns
t _{SDRE} ¹	Receive Data Setup Before Receive SCLK	1.9		ns
t _{HDRE} 1	Receive Data Hold After SCLK	2.5		ns
t _{SCLKW}	SCLK Width	(t _{PCLK} × 4) ÷ 2 – 1.5		ns
t _{SCLK}	SCLK Period	$t_{PCLK} \times 4$		ns
Switching C	haracteristics			
t _{DFSE} ²	Frame Sync Delay After SCLK (Internally Generated Frame Sync in either Transmit or Receive Mode)		10.25	ns
t _{HOFSE} ²	Frame Sync Hold After SCLK	2		
	(Internally Generated Frame Sync in either Transmit or Receive Mode)			ns
t _{DDTE} ²	Transmit Data Delay After Transmit SCLK		9	ns
t _{HDTE} ²	Transmit Data Hold After Transmit SCLK	2		ns

Table 34. Serial Ports—External Clock

¹Referenced to sample edge.


²Referenced to drive edge.


Table 35. Serial Ports—Internal Clock

Paramet	ter	Min	Max	Unit
Timing R	equirements			
t_{SFSI}^{1}	Frame Sync Setup Before SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	7		ns
t _{HFSI} 1	Frame Sync Hold After SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	2.5		ns
t _{SDRI} 1	Receive Data Setup Before SCLK	7		ns
t _{HDRI} 1	Receive Data Hold After SCLK	2.5		ns
Switching	g Characteristics			
t _{DFSI} ²	Frame Sync Delay After SCLK (Internally Generated Frame Sync in Transmit Mode)		4	ns
t _{HOFSI} 2	Frame Sync Hold After SCLK (Internally Generated Frame Sync in Transmit Mode)	-1		ns
t _{DFSIR} ²	Frame Sync Delay After SCLK (Internally Generated Frame Sync in Receive Mode)		9.75	ns
t _{HOFSIR} ²	Frame Sync Hold After SCLK (Internally Generated Frame Sync in Receive Mode)	-1		ns
t _{DDTI} ²	Transmit Data Delay After SCLK		3.25	ns
t _{HDTI} ²	Transmit Data Hold After SCLK	-2		ns
t _{SCKLIW}	Transmit or Receive SCLK Width	2 × t _{PCLK} – 1.5	$2 \times t_{PCLK} + 1.5$	ns


¹Referenced to the sample edge.


²Referenced to drive edge.





DATA TRANSMIT—INTERNAL CLOCK








Figure 21. Serial Ports

Table 36. Serial Ports-External Late Frame Sync

Parameter	Parameter		Мах	Unit
Switching Ch	paracteristics			
t _{DDTLFSE} 1	Data Delay from Late External Transmit Frame Sync or External Receive Frame Sync with MCE = 1, MFD = 0		8.5	ns
t _{DDTENFS} ¹	Data Enable for MCE = 1, MFD = 0	0.5		ns

 1 The t_{DDTLFSE} and t_{DDTENFS} parameters apply to left-justified, as well as DSP serial mode, and MCE = 1, MFD = 0.

DRIVE SAMPLE DRIVE DAI_P20-1 (SCLK) t_{HFSE/I} t_{SFSE/I} DAI_P20-1 (FS) t_{DDTE/I} **t**_{DDTENFS} t_{HDTE/I} DAI_P20-1 (DATA CHANNEL A/B) 1ST BIT 2ND BIT 2 t_{DDTLFSE}

EXTERNAL RECEIVE FS WITH MCE = 1, MFD = 0

LATE EXTERNAL TRANSMIT FS




Figure 22. External Late Frame Sync¹

¹This figure reflects changes made to support left-justified mode.

Table 37. Serial Ports—Enable and Three-State

Parameter		Min	Мах	Unit
Switching Characteristics				
t _{DDTEN} 1	Data Enable from External Transmit SCLK	2		ns
t _{DDTTE} ¹	Data Disable from External Transmit SCLK		11.5	ns
t _{DDTIN} 1	Data Enable from Internal Transmit SCLK	-1.5		ns

¹Referenced to drive edge.




Figure 23. Serial Ports—Enable and Three-State

The SPORTx_TDV_O output signal (routing unit) becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPORTx_TDV_O is asserted for communication with external devices.

Table 38. Serial Ports-TDV (Transmit Data Valid)

Parameter	Parameter		Max	Unit
Switching Ch	haracteristics ¹			
t _{DRDVEN}	TDV Assertion Delay from Drive Edge of External Clock	3		ns
t _{DFDVEN}	TDV Deassertion Delay from Drive Edge of External Clock		8	ns
t _{DRDVIN}	TDV Assertion Delay from Drive Edge of Internal Clock	-1		ns
t _{DFDVIN}	TDV Deassertion Delay from Drive Edge of Internal Clock		2	ns

¹Referenced to drive edge.




Figure 24. Serial Ports—TDM Internal and External Clock

Input Data Port (IDP)

The timing requirements for the IDP are given in Table 34. IDP signals are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 39. Input Data Port (IDP)

Parameter		Min	Max	Unit
Timing Requ	uirements			
t _{SISFS} ¹	Frame Sync Setup Before Serial Clock Rising Edge	3.8		ns
t _{SIHFS} ¹	Frame Sync Hold After Serial Clock Rising Edge	2.5		ns
t _{SISD} 1	Data Setup Before Serial Clock Rising Edge	2.5		ns
t _{SIHD} 1	Data Hold After Serial Clock Rising Edge	2.5		ns
t _{IDPCLKW}	Clock Width	$(t_{PCLK} \times 4) \div 2 - 1$		ns
t _{IDPCLK}	Clock Period	$(t_{PCLK} \times 4) \div 2 - 1$ $t_{PCLK} \times 4$		ns

¹ The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 25. IDP Master Timing

Parallel Data Acquisition Port (PDAP)

The timing requirements for the PDAP are provided in Table 35. PDAP is the parallel mode operation of Channel 0 of the IDP. For details on the operation of the PDAP, see the PDAP chapter of the *ADSP-214xx SHARC Processor Hardware Reference*. Note that the 20 bits of external PDAP data can be provided through the ADDR23–4 pins or over the DAI pins.

Table 40. Parallel Data Acquisition Port (PDAP)

Parameter		Min	Max	Unit
Timing Requi	rements			
t _{SPHOLD} 1	PDAP_HOLD Setup Before PDAP_CLK Sample Edge	2.5		ns
t _{HPHOLD} 1	PDAP_HOLD Hold After PDAP_CLK Sample Edge	2.5		ns
t _{PDSD} ¹	PDAP_DAT Setup Before PDAP_CLK Sample Edge	3.85		ns
t _{PDHD} ¹	PDAP_DAT Hold After PDAP_CLK Sample Edge	2.5		ns
t _{PDCLKW}	Clock Width	$(t_{PCLK} \times 4) \div 2 -$	3	ns
t _{PDCLK}	Clock Period	$t_{PCLK} \times 4$		ns
Switching Cha	aracteristics			
t _{PDHLDD}	Delay of PDAP Strobe After Last PDAP_CLK Capture Edge for a Word	$2 \times t_{PCLK} + 3$		ns
t _{PDSTRB}	PDAP Strobe Pulse Width	$2 \times t_{PCLK} - 1.5$		ns

¹ Source pins of PDAP_DATA are ADDR23-4 or DAI pins. Source pins for PDAP_CLK and PDAP_HOLD are 1) DAI pins; 2) CLKIN through PCG; 3) DAI pins through PCG; or 4) ADDR3-2 pins.




Figure 26. PDAP Timing

Sample Rate Converter—Serial Input Port

The ASRC input signals are routed from the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided in Table 41 are valid at the DAI_P20-1 pins.

Table 41. ASRC, Serial Input Port

Parameter	Parameter		Max	Unit
Timing Requ	irements			
t _{SRCSFS} ¹	Frame Sync Setup Before Serial Clock Rising Edge	4		ns
t _{SRCHFS} ¹	Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
t _{SRCSD} 1	Data Setup Before Serial Clock Rising Edge	4		ns
t _{SRCHD} 1	Data Hold After Serial Clock Rising Edge	5.5		ns
t _{SRCCLKW}	Clock Width	$(t_{PCLK} \times 4) \div 2$	- 1	ns
t _{SRCCLK}	Clock Period	$t_{PCLK} \times 4$		ns

¹ The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 27. ASRC Serial Input Port Timing

Sample Rate Converter—Serial Output Port

For the serial output port, the frame sync is an input, and it should meet setup and hold times with regard to SCLK on the output port. The serial data output has a hold time and delay

Table 42. ASRC, Serial Output Port

specification with regard to serial clock. Note that serial clock rising edge is the sampling edge, and the falling edge is the drive edge.

Parameter		Min	Мах	Unit
Timing Requi	rements			
t _{SRCSFS} ¹	Frame Sync Setup Before Serial Clock Rising Edge	4		ns
t _{SRCHFS} ¹	Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
t _{SRCCLKW}	Clock Width	$(t_{PCLK} \times 4) \div 2 - 1$		ns
t _{SRCCLK}	Clock Period	$t_{PCLK} \times 4$		ns
Switching Ch	aracteristics			
t _{SRCTDD} ¹	Transmit Data Delay After Serial Clock Falling Edge		9.9	ns
t _{SRCTDH} 1	Transmit Data Hold After Serial Clock Falling Edge	1		ns

¹The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 28. ASRC Serial Output Port Timing

Pulse-Width Modulation Generators (PWM)

The following timing specifications apply when the ADDR23-8/DPI_14-1 pins are configured as PWM.

Table 43. Pulse-Width Modulation (PWM) Timing

Parameter		Min	Max	Unit
Switching Characteristics				
t _{PWMW}	PWM Output Pulse Width	t _{PCLK} – 2	$(2^{16} - 2) \times t_{PCLK} - 2$	ns
t _{PWMP}	PWM Output Period	$2 \times t_{PCLK} - 1.5$	$(2^{16} - 1) \times t_{PCLK} - 1.5$	ns




Figure 29. PWM Timing

S/PDIF Transmitter

Serial data input to the S/PDIF transmitter can be formatted as left-justified, I²S, or right-justified with word widths of 16, 18, 20, or 24 bits. The following sections provide timing for the transmitter.

S/PDIF Transmitter-Serial Input Waveforms

Figure 30 shows the right-justified mode. Frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is delayed the minimum in 24-bit output mode or the maximum in 16-bit output mode from a frame sync transition, so that when there are 64 serial clock periods per frame sync period, the LSB of the data is rightjustified to the next frame sync transition.

Table 44. S/PDIF Transmitter Right-Justified Mode

Parameter		Nominal	Unit
Timing Require	ment		
t _{RJD}	Frame Sync to MSB Delay in Right-Justified Mode		
	16-Bit Word Mode	16	SCLK
	18-Bit Word Mode	14	SCLK
	20-Bit Word Mode	12	SCLK
	24-Bit Word Mode	8	SCLK




Figure 30. Right-Justified Mode

Figure 31 shows the default I²S-justified mode. The frame sync is low for the left channel and HI for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition but with a delay.

Table 45. S/PDIF Transmitter I²S Mode

Parameter		Nominal	Unit
Timing Requirement			
t _{I2SD}	Frame Sync to MSB Delay in I ² S Mode	1	SCLK




Figure 31. I²S-Justified Mode

Figure 32 shows the left-justified mode. The frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition with no delay.

Table 46. S/PDIF Transmitter Left-Justified Mode

Parameter		Nominal	Unit
Timing Requirement			
t _{LJD}	Frame Sync to MSB Delay in Left-Justified Mode	0	SCLK




Figure 32. Left-Justified Mode

S/PDIF Transmitter Input Data Timing

The timing requirements for the S/PDIF transmitter are given in Table 47. Input signals are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 47. S/PDIF Transmitter Input Data Timing

Parameter		Min	Мах	Unit
Timing Requi	irements			
t _{SISFS} 1	Frame Sync Setup Before Serial Clock Rising Edge	3		ns
t _{SIHFS} 1	Frame Sync Hold After Serial Clock Rising Edge	3		ns
t _{SISD} 1	Data Setup Before Serial Clock Rising Edge	3		ns
t _{SIHD} 1	Data Hold After Serial Clock Rising Edge	3		ns
t _{SITXCLKW}	Transmit Clock Width	9		ns
t _{SITXCLK}	Transmit Clock Period	20		ns
t _{SISCLKW}	Clock Width	36		ns
t _{SISCLK}	Clock Period	80		ns

¹The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 33. S/PDIF Transmitter Input Timing

Oversampling Clock (TxCLK) Switching Characteristics

The S/PDIF transmitter requires an oversampling clock input. This high frequency clock (TxCLK) input is divided down to generate the internal biphase clock.

Table 48	Oversampling Clock (TxCLK) Switching Characteristics
----------	---

Parameter	Мах	Unit
Frequency for TxCLK = $384 \times$ Frame Sync	Oversampling Ratio × Frame Sync <= 1/t _{SITXCLK}	MHz
Frequency for TxCLK = $256 \times$ Frame Sync	49.2	MHz
Frame Rate (FS)	192.0	kHz

S/PDIF Receiver

The following section describes timing as it relates to the S/PDIF receiver.

Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the $512 \times FS$ clock.

Table 49. S/PDIF Receiver Internal Digital PLL Mode Timing

Parameter		Min	Max	Unit
Switching Characte	eristics			
t _{DFSI}	Frame Sync Delay After Serial Clock		5	ns
t _{HOFSI}	Frame Sync Hold After Serial Clock	-2		ns
t _{DDTI}	Transmit Data Delay After Serial Clock		5	ns
t _{HDTI}	Transmit Data Hold After Serial Clock	-2		ns
t _{SCLKIW} ¹	Transmit Serial Clock Width	$8 \times t_{PCLK}$ –	2	ns

¹SCLK frequency is $64 \times FS$ where FS = the frequency of frame sync.




Figure 34. S/PDIF Receiver Internal Digital PLL Mode Timing

SPI Interface—Master

The ADSP-2148x contains two SPI ports. Both primary and secondary are available through DPI only. The timing provided in Table 50 and Table 51 applies to both.

Table 50. SPI Interface Protocol—Master Switching and Timing Specifications

Parameter		Min	Max	Unit
Timing Requirer	ments			
t _{SSPIDM}	Data Input Valid to SPICLK Edge (Data Input Setup Time)	8.2		ns
t _{HSPIDM}	SPICLK Last Sampling Edge to Data Input Not Valid	2		ns
Switching Chard	acteristics			
t _{SPICLKM}	Serial Clock Cycle	$8 \times t_{PCLK} - 2$		ns
t _{SPICHM}	Serial Clock High Period	$4 \times t_{PCLK} - 2$		ns
t _{SPICLM}	Serial Clock Low Period	$4 \times t_{PCLK} - 2$		ns
t _{DDSPIDM}	SPICLK Edge to Data Out Valid (Data Out Delay Time)		2.5	ns
t _{hdspidm}	SPICLK Edge to Data Out Not Valid (Data Out Hold Time)	$4 \times t_{PCLK} - 2$		ns
t _{SDSCIM}	DPI Pin (SPI Device Select) Low to First SPICLK Edge	$4 \times t_{PCLK} - 2$		ns
t _{HDSM}	Last SPICLK Edge to DPI Pin (SPI Device Select) High	$4 \times t_{PCLK} - 2$		ns
t _{SPITDM}	Sequential Transfer Delay	$4 \times t_{PCLK} - 1.2$		ns




Figure 35. SPI Master Timing

SPI Interface—Slave

Table 51. SPI Interface Protocol—Slave Switching and Timing Specifications

Parameter		Min	Мах	Unit
Timing Require	nents			
t _{SPICLKS}	Serial Clock Cycle	$4 \times t_{PCLK} - 2$		ns
t _{SPICHS}	Serial Clock High Period	$2 \times t_{PCLK} - 2$		ns
t _{SPICLS}	Serial Clock Low Period	$2 \times t_{PCLK} - 2$		ns
t _{SDSCO}	SPIDS Assertion to First SPICLK Edge CPHASE = 0 CPHASE = 1	$2 \times t_{PCLK}$		ns
t _{HDS}	Last SPICLK Edge to $\overline{\text{SPIDS}}$ Not Asserted, CPHASE = 0	$2 \times t_{PCLK}$		ns
t _{SSPIDS}	Data Input Valid to SPICLK edge (Data Input Set-up Time)	2		ns
t _{HSPIDS}	SPICLK Last Sampling Edge to Data Input Not Valid	2		ns
t _{SDPPW}	SPIDS Deassertion Pulse Width (CPHASE=0)	$2 \times t_{PCLK}$		ns
Switching Char	acteristics			
t _{DSOE}	SPIDS Assertion to Data Out Active	0	7.5	ns
t _{DSOE} ¹	SPIDS Assertion to Data Out Active (SPI2)	0	7.5	ns
t _{DSDHI}	SPIDS Deassertion to Data High Impedance	0	10.5	ns
t _{DSDHI} 1	SPIDS Deassertion to Data High Impedance (SPI2)	0	10.5	ns
t _{DDSPIDS}	SPICLK Edge to Data Out Valid (Data Out Delay Time)		9.5	ns
t _{HDSPIDS}	SPICLK Edge to Data Out Not Valid (Data Out Hold Time)	$2 \times t_{PCLK}$		ns
t _{DSOV}	$\overline{\text{SPIDS}}$ Assertion to Data Out Valid (CPHASE = 0)		$5 \times t_{PCLK}$	ns

¹ The timing for these parameters applies when the SPI is routed through the signal routing unit. For more information, see the processor hardware reference, "Serial Peripheral Interface Port" chapter.




Figure 36. SPI Slave Timing

Media Local Bus

All the numbers given are applicable for all speed modes (1024 FS, 512 FS and 256 FS for 3-pin; 512 FS and 256 FS for 5-pin), unless otherwise specified. Please refer to the MediaLB specification document revision 3.0 for more details.

Table 52. MLB Interface, 3-Pin Specifications

Paramete	r	Min	Тур	Мах	Unit
3-Pin Chard	acteristics				
t _{MLBCLK}	MLB Clock Period				
	1024 FS		20.3		ns
	512 FS		40		ns
	256 FS		81		ns
t _{MCKL}	MLBCLK Low Time				
	1024 FS	6.1			ns
	512 FS	14			ns
	256 FS	30			ns
t _{MCKH}	MLBCLK High Time				
	1024 FS	9.3			ns
	512 FS	14			ns
	256 FS	30			ns
t _{MCKR}	MLBCLK Rise Time (V_{IL} to V_{IH})				
	1024 FS			1	ns
	512 FS/256 FS			3	ns
t _{MCKF}	MLBCLK Fall Time (V_{H} to V_{L})				
	1024 FS			1	ns
	512 FS/256 FS			3	ns
t _{MPWV} ¹	MLBCLK Pulse Width Variation				
	1024 FS			0.7	nspp
	512 FS/256			2.0	nspp
t _{DSMCF}	DAT/SIG Input Setup Time	1			ns
t _{DHMCF}	DAT/SIG Input Hold Time	2			ns
t _{MCFDZ}	DAT/SIG Output Time to Three-state	0		15	ns
t _{MCDRV}	DAT/SIG Output Data Delay From MLBCLK Rising Edge			8	ns
t _{MDZH} ²	Bus Hold Time				
	1024 FS	2			ns
	512 FS/256	4			ns
C _{MLB}	DAT/SIG Pin Load				
	1024 FS			40	pf
	512 FS/256			60	pf

¹ Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp).
² The board must be designed to ensure that the high-impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.




Figure 37. MLB Timing (3-Pin Interface)

Table 53.	MLB	Interface,	5-Pin	Specifications
-----------	-----	------------	-------	----------------

Paramete	Parameter		Тур	Max	Unit
5-Pin Characteristics					
t _{MLBCLK}	MLB Clock Period				
	512 FS		40		ns
	256 FS		81		ns
t _{MCKL}	MLBCLK Low Time				
	512 FS	15			ns
	256 FS	30			ns
t _{MCKH}	MLBCLK High Time				
	512 FS	15			ns
	256 FS	30			ns
t _{MCKR}	MLBCLK Rise Time (V_{IL} to V_{IH})			6	ns
t _{MCKF}	MLBCLK Fall Time (V_{IH} to V_{IL})			6	ns
t _{MPWV} 1	MLBCLK Pulse Width Variation			2	nspp
t _{DSMCF} ²	DAT/SIG Input Setup Time	3			ns
t _{DHMCF}	DAT/SIG Input Hold Time	5			ns
t _{MCDRV}	DS/DO Output Data Delay From MLBCLK Rising Edge			8	ns
t _{MCRDL} ³	DO/SO Low From MLBCLK High				
	512 FS			10	ns
	256 FS			20	ns
C _{MLB}	DS/DO Pin Load			40	pf

 1 Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp). 2 Gate Delays due to OR'ing logic on the pins must be accounted for.

³When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.




Figure 38. MLB Timing (5-Pin Interface)




Figure 39. MLB 3-Pin and 5-Pin MLBCLK Pulse Width Variation Timing

Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing

For information on the UART port receive and transmit operations, see the ADSP-214xx SHARC Hardware Reference Manual.

2-Wire Interface (TWI)—Receive and Transmit Timing

For information on the TWI receive and transmit operations, see the *ADSP-214xx SHARC Hardware Reference Manual*.

JTAG Test Access Port and Emulation

Table 54.	JTAG Test Access Port and Emulation
-----------	-------------------------------------

Parameter		Min	Max	Unit
Timing Requ	irements			
t _{TCK}	TCK Period	20		ns
t _{STAP}	TDI, TMS Setup Before TCK High	5		ns
t _{HTAP}	TDI, TMS Hold After TCK High	6		ns
t _{SSYS} ¹	System Inputs Setup Before TCK High	7		ns
t _{HSYS} 1	System Inputs Hold After TCK High	18		ns
t _{TRSTW}	TRST Pulse Width	4t _{CK}		ns
Switching Cl	haracteristics			
t _{DTDO}	TDO Delay from TCK Low		10	ns
t _{DSYS} ²	System Outputs Delay After TCK Low		t _{CK} ÷ 2 + 7	ns

¹System Inputs = DATA15-0, CLK_CFG1-0, RESET, BOOT_CFG2-0, DAI_Px, DPI_Px, and FLAG3-0. ²System Outputs = DAI_Px, DPI_Px ADDR23-0, AMI_RD, AMI_WR, FLAG3-0, SDRAS, SDCAS, SDWE, SDCKE, SDA10, SDDQM, SDCLK and EMU.




Figure 40. IEEE 1149.1 JTAG Test Access Port

OUTPUT DRIVE CURRENTS

Figure 41 shows typical I-V characteristics for the output drivers of the ADSP-2148x, and Table 55 shows the pins associated with each driver. The curves represent the current drive capability of the output drivers as a function of output voltage.

Table 55. Driver Types

Driver Type	Associated Pins	
А	FLAG[0–3], AMI_ADDR[0–23], DATA[0–15],	
	AMI_RD, AMI_WR, AMI_ACK, MS[1-0], SDRAS,	
	SDCAS, SDWE, SDDQM, SDCKE, SDA10, EMU, TDO,	
	RESETOUT, DPI[1–14], DAI[1–20], WDTRSTO,	
	MLBDAT, MLBSIG, MLBSO, MLBDO, MLBCLK	
В	SDCLK	




Figure 41. Typical Drive at Junction Temperature


TEST CONDITIONS

The ac signal specifications (timing parameters) appear in Table 21 on Page 24 through Table 54 on Page 53. These include output disable time, output enable time, and capacitive loading. The timing specifications for the SHARC apply for the voltage reference levels in Figure 42.

Timing is measured on signals when they cross the 1.5 V level as described in Figure 43. All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5 V and the point that the second signal reaches 1.5 V.




Figure 43. Voltage Reference Levels for AC Measurements



NOTES

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFERENCES.



CAPACITIVE LOADING

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 42). Figure 46 and Figure 47 show graphically how output delays and holds vary with load capacitance. The graphs of Figure 44 through Figure 47 may not be linear outside the ranges shown for Typical Output Delay vs. Load Capacitance and Typical Output Rise Time (20% to 80%, V = Min) vs. Load Capacitance.




Figure 44. Typical Output Rise/Fall Time (20% to 80%, V_{DD EXT} = Max)




Figure 45. Typical Output Rise/Fall Time (20% to 80%, V_{DD EXT} = Min)




Figure 46. Typical Output Rise/Fall Delay $(V_{DD_EXT} = Max)$




Figure 47. Typical Output Rise/Fall Delay $(V_{DD_EXT} = Min)$

THERMAL CHARACTERISTICS

The ADSP-2148x processor is rated for performance over the temperature range specified in Operating Conditions on Page 17.

Table 57 airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JEDEC standards JESD51-8. Test board design complies with JEDEC standards JESD51-7 (LQFP_EP). The junction-to-case measurement complies with MIL- STD-883. All measurements use a 2S2P JEDEC test board.

To determine the junction temperature of the device while on the application PCB, use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

 T_{I} = junction temperature °C

 T_{CASE} = case temperature (°C) measured at the top center of the package

 Ψ_{JT} = junction-to-top (of package) characterization parameter is the Typical value from Table 57.

P_D = power dissipation

Values of θ_{JA} are provided for package comparison and PCB design considerations. θ_{JA} can be used for a first order approximation of T_I by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 T_A = ambient temperature °C

Values of θ_{JC} are provided for package comparison and PCB design considerations when an external heatsink is required.

Note that the thermal characteristics values provided in Table 56 and Table 57 are modeled values.

Parameter	Condition	Typical	Unit
θ_{JA}	Airflow = 0 m/s	17.8	°C/W
θ_{JMA}	Airflow = 1 m/s	15.4	°C/W
θ_{JMA}	Airflow = 2 m/s	14.6	°C/W
θ」		2.4	°C/W
Ψ_{JT}	Airflow = 0 m/s	0.24	°C/W
Ψ_{JMT}	Airflow = 1 m/s	0.37	°C/W
Ψ_{JMT}	Airflow = 2 m/s	0.51	°C/W

Table 56. Thermal Characteristics for 100-Lead LQFP_EP

Table 57. Thermal Characteristics for 176-Lead LQFP_EP

Parameter	Condition	Typical	Unit
θ _{JA}	Airflow = 0 m/s	16.9	°C/W
θ_{JMA}	Airflow = 1 m/s	14.6	°C/W
θ_{JMA}	Airflow = 2 m/s	13.8	°C/W
θ_{JC}		2.3	°C/W
Ψ_{T}	Airflow = 0 m/s	0.21	°C/W
Ψ_{JMT}	Airflow = 1 m/s	0.32	°C/W
Ψ_{JMT}	Airflow = 2 m/s	0.41	°C/W

Thermal Diode

The ADSP-2148x processors incorporate thermal diode/s to monitor the die temperature. The thermal diode of is a grounded collector, PNP Bipolar Junction Transistor (BJT). The THD_P pin is connected to the emitter and the THD_M pin is connected to the base of the transistor. These pins can be used by an external temperature sensor (such as ADM 1021A or LM86 or others) to read the die temperature of the chip.

The technique used by the external temperature sensor is to measure the change in VBE when the thermal diode is operated at two different currents. This is shown in the following equation:

$$\Delta V_{BE} = n \times \frac{kT}{q} \times ln(N)$$

where:

n = multiplication factor close to 1, depending on process variations

k = Boltzmann's constant

T =temperature (°C)

q = charge of the electron

N = ratio of the two currents

The two currents are usually in the range of 10 micro Amperes to 300 micro Amperes for the common temperature sensor chips available.

Table 58 contains the thermal diode specifications using thetransistor model.

Symbol	Parameter	Min	Тур	Max	Unit
I _{FW} ²	Forward Bias Current	10		300	μΑ
IE	Emitter Current	10		300	μΑ
n _Q ^{3, 4}	Transistor Ideality	1.012	1.015	1.017	
R _T ^{3, 5}	Series Resistance	0.12	0.2	0.28	Ω

Table 58. Thermal Diode Parameters – Transistor Model¹

¹See Engineer-to-Engineer Note EE-346.

²Analog Devices does not recommend operation of the thermal diode under reverse bias.

³Specified by design characterization.

⁴The ideality factor, nQ, represents the deviation from ideal diode behavior as exemplified by the diode equation: $I_C = I_S \times (e^{qVBE/nqkT} - 1)$ where $I_S =$ saturation current, q = electronic charge, $V_{BE} =$ voltage across the diode, k = Boltzmann Constant, and T = absolute temperature (Kelvin).

 $_{\rm T}$ – electronic energy, $v_{\rm BE}$ – voltage across the diode, κ = boltzmann Constant ⁵ The series resistance (R_T) can be used for more accurate readings as needed.

100-LQFP_EP LEAD ASSIGNMENT

Lead Name	Lead No.						
V _{DD_INT}	1	V _{DD_EXT}	26	DAI_P10	51	V _{DD_INT}	76
CLK_CFG1	2	DPI_P08	27	V _{DD_INT}	52	FLAG0	77
BOOT_CFG0	3	DPI_P07	28	V _{DD_EXT}	53	V _{DD_INT}	78
V _{DD_EXT}	4	V _{DD_INT}	29	DAI_P20	54	V _{DD_INT}	79
V _{DD_INT}	5	DPI_P09	30	V _{DD_INT}	55	FLAG1	80
BOOT_CFG1	6	DPI_P10	31	DAI_P08	56	FLAG2	81
GND	7	DPI_P11	32	DAI_P04	57	FLAG3	82
NC	8	DPI_P12	33	DAI_P14	58	MLBCLK	83
NC	9	DPI_P13	34	DAI_P18	59	MLBDAT	84
CLK_CFG0	10	DAI_P03	35	DAI_P17	60	MLBDO	85
V _{DD_INT}	11	DPI_P14	36	DAI_P16	61	V _{DD_EXT}	86
CLKIN	12	V _{DD_INT}	37	DAI_P15	62	MLBSIG	87
XTAL	13	V _{DD_INT}	38	DAI_P12	63	V _{DD_INT}	88
V _{DD_EXT}	14	V _{DD_INT}	39	V _{DD_INT}	64	MLBSO	89
V _{DD_INT}	15	DAI_P13	40	DAI_P11	65	TRST	90
V _{DD_INT}	16	DAI_P07	41	V _{DD_INT}	66	EMU	91
RESETOUT/RUNRSTIN	17	DAI_P19	42	V _{DD_INT}	67	TDO	92
V _{DD_INT}	18	DAI_P01	43	GND	68	V _{DD_EXT}	93
DPI_P01	19	DAI_P02	44	THD_M	69	V _{DD_INT}	94
DPI_P02	20	V _{DD_INT}	45	THD_P	70	TDI	95
DPI_P03	21	V _{DD_EXT}	46	V _{DD_THD}	71	ТСК	96
V _{DD_INT}	22	V _{DD_INT}	47	V _{DD_INT}	72	V _{DD_INT}	97
DPI_P05	23	DAI_P06	48	V _{DD_INT}	73	RESET	98
DPI_P04	24	DAI_P05	49	V _{DD_INT}	74	TMS	99
DPI_P06	25	DAI_P09	50	V _{DD_INT}	75	V _{DD_INT}	100
						GND	101*

Table 59. 100-Lead LQFP_EP Lead Assignments (Numerical by Lead Number)

MLB pins (pins 83, 84, 85, 87, and 89) are available for automotive models only. For non-automotive models, these pins should be connected to ground (GND).

* Pin no. 101 is the GND supply (see Figure 48 and Figure 49) for the processor; this pad must be robustly connected to GND.

Figure 48 shows the top view of the 100-lead LQFP_EP lead configuration. Figure 49 shows the bottom view of the 100-lead LQFP_EP lead configuration.




Figure 48. 100-Lead LQFP_EP Lead Configuration (Top View)




Figure 49. 100-Lead LQFP_EP Lead Configuration (Bottom View)

176-LEAD LQFP_EP LEAD ASSIGNMENT

Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No.
NC	1	V _{DD_EXT}	45	DAI_P10	89	V _{DD_INT}	133
MSO	2	DPI_P08	46	V _{DD_INT}	90	FLAG0	134
NC	3	DPI_P07	47	V _{DD_EXT}	91	FLAG1	135
V _{DD_INT}	4	V _{DD_INT}	48	DAI_P20	92	FLAG2	136
CLK_CFG1	5	DPI_P09	49	V _{DD INT}	93	GND	137
ADDR0	6	DPI_P10	50	DAI_P08	94	FLAG3	138
BOOT_CFG0	7	DPI_P11	51	DAI_P14	95	GND	139
V _{DD_EXT}	8	DPI_P12	52	DAI_P04	96	GND	140
ADDR1	9	DPI_P13	53	DAI_P18	97	V _{DD_EXT}	141
ADDR2	10	DPI_P14	54	DAI_P17	98	GND	142
ADDR3	11	DAI_P03	55	DAI_P16	99	V _{DD_INT}	143
ADDR4	12	NC	56	DAI_P12	100	TRST	144
ADDR5	13	V _{DD_EXT}	57	DAI_P15	101	GND	145
BOOT_CFG1	14	NC	58	V _{DD_INT}	102	EMU	146
GND	15	NC	59	DAI_P11	103	DATAO	147
ADDR6	16	NC	60	V _{DD_EXT}	104	DATA1	148
ADDR7	17	NC	61	V _{DD_INT}	105	DATA2	149
NC	18	V _{DD_INT}	62	BOOT_CFG2	106	DATA3	150
NC	19	NC	63	V _{DD_INT}	107	TDO	151
ADDR8	20	NC	64	AMI_ACK	108	DATA4	152
ADDR9	20	V _{DD_INT}	65	GND	109	V _{DD_EXT}	152
CLK_CFG0	22	NC	66	THD_M	110	DATA5	155
V _{DD_INT}	23	NC	67	THD_P	111	DATA6	155
	24	V _{DD_INT}	68	V _{DD_THD}	112	V _{DD_INT}	155
XTAL	25	NC	69	V _{DD_INT}	113	DATA7	150
ADDR10	26	WDTRSTO	70	V _{DD_INT}	114	TDI	157
NC	20	NC	70	MS1	115	NC	159*
	27		72		115		160
V _{DD_EXT}	28 29	V _{DD_EXT}	72	V _{DD_INT} WDT_CLKO	117	V _{DD_EXT} DATA8	
		DAI_P07					161 162
ADDR11	30	DAI_P13	74	WDT_CLKIN	118	DATA9	162
ADDR12	31	DAI_P19	75	V _{DD_EXT}	119	DATA10	163
ADDR17	32	DAI_P01	76 77	ADDR23	120	TCK	164
ADDR13	33	DAI_P02	77	ADDR22	121	DATA11	165
	34	V _{DD_INT}	78	ADDR21	122	DATA12	166
ADDR18	35	NC	79	V _{DD_INT}	123	DATA14	167
RESETOUT/RUNRSTIN	36	NC	80	ADDR20	124	DATA13	168
V _{DD_INT}	37	NC	81	ADDR19	125	V _{DD_INT}	169
DPI_P01	38	NC	82	V _{DD_EXT}	126	DATA15	170
DPI_P02	39	NC	83	ADDR16	127	NC	171
DPI_P03	40	V _{DD_EXT}	84	ADDR15	128	NC	172
V _{DD_INT}	41	V _{DD_INT}	85	V _{DD_INT}	129	RESET	173
DPI_P05	42	DAI_P06	86	ADDR14	130	TMS	174
DPI_P04	43	DAI_P05	87	AMI_WR	131	NC	175
DPI_P06	44	DAI_P09	88	AMI_RD	132	V _{DD_INT}	176
						GND	177**

Table 60. ADSP-21486 176-Lead LQFP_EP Lead Assignment (Numerical by Lead Number)

*No external connection should be made to this pin. Use as NC only.

** Lead no. 177 is the GND supply (see Figure 50 and Figure 51) for the processor; this pad must be robustly connected to GND.

Table 61. ADSP-21483, ADSP-21487, ADSP-21488, and ADSP-21489 176-Lead LQFP_EP Lead Assignment (Numerical by Lead Number)

Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No.
SDDQM	1	V _{DD_EXT}	45	DAI_P10	89	V _{DD_INT}	133
MS0	2	DPI_P08	46	V _{DD_INT}	90	FLAG0	134
SDCKE	3	DPI_P07	47	V _{DD_EXT}	91	FLAG1	135
V _{DD_INT}	4	V _{DD_INT}	48	DAI_P20	92	FLAG2	136
CLK_CFG1	5	DPI_P09	49	V _{DD_INT}	93	GND	137
ADDR0	6	DPI_P10	50	DAI_P08	94	FLAG3	138
BOOT_CFG0	7	DPI_P11	51	DAI_P14	95	GND	139
V _{DD_EXT}	8	DPI_P12	52	DAI_P04	96	GND	140
ADDR1	9	DPI_P13	53	DAI_P18	97	V _{DD_EXT}	141
ADDR2	10	DPI_P14	54	DAI_P17	98	GND	142
ADDR3	11	DAI_P03	55	DAI_P16	99	V _{DD_INT}	143
ADDR4	12	NC	56	DAI_P12	100	TRST	144
ADDR5	13	V _{DD_EXT}	57	DAI_P15	101	GND	145
BOOT_CFG1	14	NC	58	V _{DD INT}	102	EMU	146
GND	15	NC	59	DAI_P11	103	DATA0	147
ADDR6	16	NC	60	V _{DD_EXT}	104	DATA1	148
ADDR7	17	NC	61	V _{DD_INT}	105	DATA2	149
NC	18	V _{DD_INT}	62	BOOT_CFG2	106	DATA3	150
NC	19	NC	63	V _{DD INT}	107	TDO	151
ADDR8	20	NC	64	AMI_ACK	108	DATA4	152
ADDR9	21	V _{DD_INT}	65	GND	109	V _{DD_EXT}	153
CLK_CFG0	22	NC	66	THD_M	110	DATA5	154
V _{DD_INT}	23	NC	67	THD_P	111	DATA6	155
CLKIN	24	V _{DD_INT}	68	V _{DD_THD}	112	V _{DD_INT}	156
XTAL	25	NC	69	V _{DD_INT}	113	DATA7	157
ADDR10	26	WDTRSTO	70	V _{DD_INT}	114	TDI	158
SDA10	27	NC	71	MS1	115	SDCLK	150
V _{DD_EXT}	28	V _{DD_EXT}	72	V _{DD_INT}	116	V _{DD_EXT}	160
VDD_EXT VDD_INT	29	DAI_P07	73	WDT_CLKO	117	DATA8	161
ADDR11	30	DAI_P13	74	WDT_CLKIN	118	DATA9	162
ADDR12	31	DAI_P19	75	V _{DD_EXT}	119	DATA10	162
ADDR12	32	DAI_P01	76	ADDR23	120	TCK	164
ADDR13	33	DAI_P02	70	ADDR22	120	DATA11	165
V _{DD_INT}	34	V _{DD_INT}	78	ADDR21	121	DATA12	166
ADDR18	35	NC	78		122	DATA12	167
RESETOUT/RUNRSTIN							
	36 37	NC NC	80 81	ADDR20 ADDR19	124	DATA13	168 160
V _{DD_INT}					125	V _{DD_INT}	169 170
DPI_P01 DPI_P02	38 39	NC NC	82 83	V _{DD_EXT} ADDR16	126 127	DATA15 SDWE	170 171
DPI_P03	40	V _{DD_EXT}	84 85	ADDR15	128	SDRAS	172
	41		85		129	RESET	173
DPI_P05	42	DAI_P06	86	ADDR14	130	TMS	174
DPI_P04	43	DAI_P05	87	AMI_WR	131	SDCAS	175
DPI_P06	44	DAI_P09	88	AMI_RD	132	V _{DD_INT}	176
* Lead no. 177 is the GN						GND	177*

* Lead no. 177 is the GND supply (see Figure 50 and Figure 51) for the processor; this pad must be robustly connected to GND.

Table 62. Automotive Models ADSP-21488, and ADSP-21489 176-Lead LQFP_EP Lead Assignment (Numerical by Lead Number)

Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No
SDDQM	1	V _{DD_EXT}	45	DAI_P10	89	V _{DD_INT}	133
MS0	2	DPI_P08	46	V _{DD_INT}	90	FLAG0	134
SDCKE	3	DPI_P07	47	V _{DD_EXT}	91	FLAG1	135
V _{DD INT}	4	V _{DD INT}	48	DAI_P20	92	FLAG2	136
CLK_CFG1	5	DPI_P09	49	V _{DD_INT}	93	MLBCLK	137
ADDR0	6	DPI_P10	50	DAI_P08	94	FLAG3	138
BOOT_CFG0	7	DPI_P11	51	DAI_P14	95	MLBDAT	139
V _{DD_EXT}	8	DPI_P12	52	DAI_P04	96	MLBDO	140
ADDR1	9	DPI_P13	53	DAI_P18	97	V _{DD_EXT}	141
ADDR2	10	_ DPI_P14	54	DAI_P17	98	MLBSIG	142
ADDR3	11	DAI_P03	55	DAI_P16	99	V _{DD_INT}	143
ADDR4	12	NC	56	DAI_P12	100	TRST	144
ADDR5	13	V _{DD_EXT}	57	DAI_P15	101	MLBSO	145
BOOT_CFG1	14	NC	58	V _{DD_INT}	102	EMU	146
GND	15	NC	59	DAI_P11	103	DATAO	147
ADDR6	16	NC	60	V _{DD EXT}	104	DATA1	148
ADDR7	17	NC	61	V _{DD_INT}	105	DATA2	149
NC	18	V _{DD_INT}	62	BOOT_CFG2	106	DATA3	150
NC	19	NC	63	V _{DD_INT}	107	TDO	151
ADDR8	20	NC	64	AMI_ACK	108	DATA4	152
ADDR9	20	V _{DD_INT}	65	GND	109	V _{DD_EXT}	152
CLK_CFG0	22		66	THD_M	110	DATA5	155
V _{DD_INT}	22	NC	67	THD_P	111	DATA6	155
CLKIN	23 24		68		112		155
XTAL	24 25	V _{DD_INT} NC	69	V _{DD_THD}	112	V _{DD_INT} DATA7	
ADDR10	25 26	WDTRSTO	70	V _{DD_INT}		TDI	157
		NC		V _{DD_INT} MS1	114		158
SDA10	27		71		115	SDCLK	159
VDD_EXT	28	V _{DD_EXT}	72	V _{DD_INT}	116		160
	29	DAI_P07	73	WDT_CLKO	117	DATA8	161
ADDR11	30	DAI_P13	74	WDT_CLKIN	118	DATA9	162
ADDR12	31	DAI_P19	75	V _{DD_EXT}	119	DATA10	163
ADDR17	32	DAI_P01	76	ADDR23	120	TCK	164
ADDR13	33	DAI_P02	77	ADDR22	121	DATA11	165
V _{DD_INT}	34	V _{DD_INT}	78	ADDR21	122	DATA12	166
ADDR18	35	NC	79	V _{DD_INT}	123	DATA14	167
RESETOUT/RUNRSTIN	36	NC	80	ADDR20	124	DATA13	168
V _{DD_INT}	37	NC	81	ADDR19	125	V _{DD_INT}	169
DPI_P01	38	NC	82	V _{DD_EXT}	126	DATA15	170
DPI_P02	39	NC	83	ADDR16	127	SDWE	171
DPI_P03	40	V _{DD_EXT}	84	ADDR15	128	SDRAS	172
V _{DD_INT}	41	V _{DD_INT}	85	V _{DD_INT}	129	RESET	173
DPI_P05	42	DAI_P06	86	ADDR14	130	TMS	174
DPI_P04	43	DAI_P05	87	AMI_WR	131	SDCAS	175
DPI_P06	44	DAI_P09	88	AMI_RD	132	V _{DD_INT}	176
						GND	177*

Figure 50 shows the top view of the 176-lead LQFP_EP lead configuration. Figure 51 shows the bottom view of the 176-lead LQFP_EP lead configuration.




Figure 50. 176-Lead LQFP_EP Lead Configuration (Top View)





Figure 51. 176-Lead LQFP_EP Lead Configuration (Bottom View)

OUTLINE DIMENSIONS


The ADSP-2148x processors are available in 100-lead and 176-lead LQFP_EP RoHS compliant packages.




COMPLIANT TO JEDEC STANDARDS MS-026-BED-HD

Figure 52. 100-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP_EP¹] (SW-100-2) Dimensions shown in millimeters

¹For information relating to the exposed pad on the SW-100-2 package, see the table endnote on Page 57.





¹For information relating to the exposed pad on the SW-176-2 package, see the table endnote on Page 59.

SURFACE-MOUNT DESIGN

The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be robustly connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.

AUTOMOTIVE PRODUCTS

The following models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models and designers should review the product Specifications section of this data sheet carefully. Only the automotive grade products shown in Table 63 are available for use in automotive applications. Contact your local ADI account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

Table 63. Automotive Products

Model ¹	Temperature Range ²	RAM	Processor Instruction Rate (Max)	Package Description	Package Option
AD21488WBSWZ4xx	-40°C to +85°C	3 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
AD21488WBSWZ4Bxx	–40°C to +85°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
AD21489WBSWZ4xx	–40°C to +85°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
AD21489WBSWZ4Bxx	-40°C to +85°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2

¹Z =RoHS compliant part.

² Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions on Page 17 for junction temperature (T_j) specification which is the only temperature specification.

ORDERING GUIDE

Model ^{1, 2, 3}	Temperature Range ⁴	RAM	Processor Instruction Rate (Max)	Package Description	Package Option
ADSP-21483KSWZ-2B	0°C to +70°C	3 Mbit	300 MHz	176-Lead LQFP EP	SW-176-2
ADSP-21483KSWZ-3B	0°C to +70°C	3 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21483KSWZ-4B	0°C to +70°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-2A	0°C to +70°C	5 Mbit	300 MHz	100-Lead LQFP EP	SW-100-2
ADSP-21486KSWZ-2B	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-2AB	0°C to +70°C	5 Mbit	300 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21486KSWZ-2BB	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP EP	SW-176-2
ADSP-21486KSWZ-3A	0°C to +70°C	5 Mbit	350 MHz	100-Lead LQFP EP	SW-100-2
ADSP-21486KSWZ-3B	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-3AB	0°C to +70°C	5 Mbit	350 MHz	100-Lead LQFP EP	SW-100-2
ADSP-21486KSWZ-3BB	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-4A	0°C to +70°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21486KSWZ-4AB	0°C to +70°C	5 Mbit	400 MHz	100-Lead LQFP EP	SW-100-2
ADSP-21487KSWZ-2B	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-2BB	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-3B	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP EP	SW-176-2
ADSP-21487KSWZ-3BB	0°C to +70°C	5 Mbit	400 MHz	176-Lead LQFP EP	SW-176-2
ADSP-21487KSWZ-4B	0°C to +70°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488BSWZ-3A	-40°C to +85°C	3 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488KSWZ-3A	0°C to +70°C	3 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488KSWZ-3A1	0°C to +70°C	3 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488KSWZ-3B	0°C to +70°C	3 Mbit	350 MHz	176-Lead LQFP EP	SW-176-2
ADSP-21488BSWZ-3B	-40°C to +85°C	3 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488KSWZ-4A	0°C to +70°C	3 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488BSWZ-4A	-40°C to +85°C	3 Mbit	400 MHz	100-Lead LQFP EP	SW-100-2
ADSP-21488KSWZ-4B	0°C to +70°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488BSWZ-4B	–40°C to +85°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489KSWZ-3A	0°C to +70°C	5 Mbit	350 MHz	100-Lead LQFP EP	SW-100-2
ADSP-21489BSWZ-3A	–40°C to +85°C	5 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21489KSWZ-3B	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489BSWZ-3B	-40°C to +85°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489KSWZ-4A	0°C to +70°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21489BSWZ-4A	-40°C to +85°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21489KSWZ-4B	0°C to +70°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489BSWZ-4B	-40°C to +85°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2

 $^{1}Z = RoHS$ compliant part.

² The ADSP-21483, ADSP-21486, and ADSP-21487 models are available with factory programmed ROM including the latest multichannel audio decoding and post-processing algorithms from Dolby Labs and DTS. ROM contents may vary depending on chip version and silicon revision. Please visit www.analog.com for complete information.
³ The ADSP-21488KSWZ-3A1 contains a -140 dB sample rate converter.

⁴ Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions on Page 17 for junction temperature (T_j) specification, which is the only temperature specification.

@2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09018-4/12(A)



www.analog.com

Rev. A | Page 68 of 68 | April 2012



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331