

## CY62162G/CY62162GE MoBL<sup>®</sup>

# 16-Mbit (512 K × 32) Static RAM with Error-Correcting Code (ECC)

### Features

- Ultra-low standby power
   Typical standby current: 5.5 μA
   Maximum standby current: 16 μA
- High speed: 45 ns / 55 ns
- Embedded error-correcting code (ECC) for single-bit error correction
- Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- ERR pin to indicate 1-bit error detection and correction
- Easy memory expansion with  $\overline{CE}_1$  and  $CE_2$  features
- Available in Pb-free 119-ball PBGA package, 512 K × 32 bits SRAM

## **Functional Description**

The CY62162G and CY62162GE devices are high performance CMOS MoBL SRAM organized as 512K words by 32-bits. Both CY62162G and CY62162GE are available with dual chip enables. CY62162GE includes an error indication pin that signals the host processor in the case of a single bit error-detection and correction event. It is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down

feature that reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ( $\overline{CE}_1$ HIGH or CE<sub>2</sub> LOW or  $\overline{B}_{A-D}$  HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>31</sub>) are placed in a high impedance state when deselected ( $\overline{CE}_1$  HIGH or CE<sub>2</sub> LOW) or outputs are disabled ( $\overline{OE}$ HIGH) or the byte selects are disabled ( $\overline{B}_{A-D}$  HIGH).

To write to the device, take chip enables ( $\overline{CE}_1 \text{ LOW}$ ,  $\underline{CE}_2 \text{ HIGH}$ ) and write enable (WE) input LOW. If byte enable A ( $\overline{B}_A$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). If byte enable B ( $\overline{B}_B$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond with the I/O pins I/O<sub>16</sub> to I/O<sub>23</sub> and I/O<sub>24</sub> to I/O<sub>31</sub>, respectively.

To read from the device, take chip enables ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH), and output enable ( $\overline{OE}$ ) LOW while forcing the write enable ( $\overline{WE}$ ) HIGH. If the first byte enable ( $\overline{B}_A$ ) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If byte enable ( $\overline{B}_B$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. Likewise,  $\overline{B}_C$  and  $\overline{B}_D$  correspond to the third and fourth bytes. During Read operation, in case of a single bit error detection and correction, ERR is asserted HIGH<sup>[1]</sup>. See the Truth Table – CY62162G / CY62162GE on page 15 for a complete description of read and write modes.

CY62162G and CY62162GE devices are available in a 119-ball PBGA package with center power and ground pinout.

#### Note

<sup>1.</sup> This device does not support automatic write-back on error detection.



## Logic Block Diagram – CY62162G





## Logic Block Diagram – CY62162GE





## Contents

Pin Configurations	5
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	8
Thermal Resistance	
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
Switching Characteristics	10
Switching Waveforms	
Truth Table - CY62162G / CY62162GE	
ERR Output – CY62162GE	

Ordering Information	. 16
Ordering Code Definitions	
Package Diagram	. 17
Acronyms	. 18
Document Conventions	. 18
Units of Measure	. 18
Document History Page	. 19
Sales, Solutions, and Legal Information	. 20
Worldwide Sales and Design Support	. 20
Products	. 20
PSoC® Solutions	. 20
Cypress Developer Community	. 20
Technical Support	. 20



## **Pin Configurations**

	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O <sub>0</sub>
в	I/O <sub>17</sub>	A <sub>18</sub>	A <sub>17</sub>	CE <sub>1</sub>	A <sub>16</sub>	A <sub>15</sub>	I/O <sub>1</sub>
С	I/O <sub>18</sub>	B <sub>c</sub>	CE <sub>2</sub>	NC	NC	Ba	I/O <sub>2</sub>
D	I/O <sub>19</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>3</sub>
Е	I/O <sub>20</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4</sub>
F	I/O <sub>21</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>5</sub>
G	I/O <sub>22</sub>	V <sub>SS</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>6</sub>
Н	I/O <sub>23</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	1/0 <sub>7</sub>
J	NC	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	NC
κ	I/O <sub>24</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>8</sub>
L	I/O <sub>25</sub>	V <sub>SS</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>9</sub>
Μ	I/O <sub>26</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>10</sub>
Ν	I/O <sub>27</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>12</sub>
R	I/O <sub>29</sub>	A <sub>14</sub>	B <sub>d</sub>	NC	B <sub>b</sub>	A <sub>13</sub>	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	A <sub>12</sub>	A <sub>11</sub>	WE	A <sub>10</sub>	A <sub>9</sub>	I/O <sub>14</sub>
U	I/O <sub>31</sub>	A <sub>8</sub>	A <sub>7</sub>	OE	A <sub>6</sub>	А <sub>5</sub>	I/O <sub>15</sub>

## Figure 1. 119-ball FBGA pinout <sup>[2]</sup> CY62162G (512 K × 32)

## Figure 2. 119-ball FBGA pinout <sup>[2, 3]</sup> CY62162GE (512 K × 32)

	1	2	3	4	5	6	7
Α	I/O <sub>16</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O <sub>0</sub>
В	I/O <sub>17</sub>	A <sub>18</sub>	A <sub>17</sub>	CE <sub>1</sub>	A <sub>16</sub>	A <sub>15</sub>	I/O <sub>1</sub>
С	I/O <sub>18</sub>	B <sub>c</sub>	CE <sub>2</sub>	NC	NC	B <sub>a</sub>	I/O <sub>2</sub>
D	I/O <sub>19</sub>	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	I/O <sub>3</sub>
E	I/O <sub>20</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>4</sub>
F	I/O <sub>21</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>5</sub>
G	I/O <sub>22</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>6</sub>
н	I/O <sub>23</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	I/O <sub>7</sub>
J	ERR	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	NC
κ	I/O <sub>24</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>8</sub>
L	I/O <sub>25</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>SS</sub>	$V_{DD}$	V <sub>SS</sub>	I/O <sub>9</sub>
М	I/O <sub>26</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	I/O <sub>10</sub>
Ν	I/O <sub>27</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	I/O <sub>11</sub>
Р	I/O <sub>28</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>12</sub>
R	I/O <sub>29</sub>	A <sub>14</sub>	B <sub>d</sub>	NC	B <sub>b</sub>	A <sub>13</sub>	I/O <sub>13</sub>
Т	I/O <sub>30</sub>	A <sub>12</sub>	A <sub>11</sub>	WE	A <sub>10</sub>	A <sub>9</sub>	I/O <sub>14</sub>
U	I/O <sub>31</sub>	A <sub>8</sub>	A <sub>7</sub>	OE	A <sub>6</sub>	A <sub>5</sub>	I/O <sub>15</sub>

Note

NC pins are not connected internally to the die.
 ERR is an Output pin. If not used, this pin should be left floating.



## **Product Portfolio**

Product	Features and Options (see the Pin Configurations Section)			Speed (ns)	Power Dissipation				
		Range	V <sub>CC</sub> Range (V)		Operating I <sub>CC</sub> , (mA)		Standby, I <sub>SB2</sub> (µA)		
					f = f <sub>max</sub>				
					Typ <sup>[4]</sup>	Мах	Typ <sup>[4]</sup>	Max	
CY62162G(E)18	Dual Chip Enable Optional Error indication on ERR pinout	Optional Error indication Industria		1.65 V–2.2 V	55	29	32	7	26
CY62162G(E)30			Industrial	2.2 V–3.6 V	45	29	36	5.5	16

Note 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.



## CY62162G/CY62162GE MoBL<sup>®</sup>

## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage to ground potential $\dots -0.5$ V to V <sub>CC</sub> + 0.5 V
DC voltage applied to outputs in high Z State <sup>[6]</sup> –0.5 V to $V_{CC}$ + 0.5 V
in high Z State <sup>loj</sup> –0.5 V to V <sub>CC</sub> + 0.5 V
DC input voltage $^{[6]}$ –0.5 V to V <sub>CC</sub> + 0.5 V

Output current into outputs (LOW)	. 20 mA
Static discharge voltage	
(per MIL-STD-883, method 3015) >	2001 V
Latch-up current> 2	140 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>cc</sub></b> <sup>[7]</sup>
CY62162G	Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V

## **Electrical Characteristics**

Over the Operating Range

Parameter	Desc	ription	Test Cond	ditions	Min	<b>Typ</b> <sup>[8]</sup>	Max	Unit
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = –0.1 m/	٩	1.4	-	_	
V <sub>OH</sub>	Output HIGH voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = –1.0 m/	٩	2.0	-	_	
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m/	۹	2.2	-	-	
		1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		_	_	0.2	
V <sub>OL</sub>	Output LOW voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		-	-	0.4	
	voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		-	-	0.4	N/
		1.65 V to 2.2 V	-		1.4	-	V <sub>CC</sub> + 0.2	V
V <sub>IH</sub>	Input HIGH voltage	2.2 V to 2.7 V	-		2.0	_	V <sub>CC</sub> + 0.3	
	vollage	2.7 V to 3.6 V	_		2.0	_	V <sub>CC</sub> + 0.3	
		1.65 V to 2.2 V	_		-0.2	-	0.4	
V <sub>IL</sub>	Input LOW voltage <sup>[6]</sup>	2.2 V to 2.7 V	-		-0.3	-	0.6	
		2.7 V to 3.6 V			-0.3	_	0.8	
I <sub>IX</sub>	Input leakage c	urrent	GND <u>&lt;</u> V <sub>IN</sub> <u>&lt;</u> V <sub>CC</sub>		-1.0	-	+1.0	^
I <sub>OZ</sub>	Output leakage	current	GND <u>&lt;</u> V <sub>OUT</sub> <u>&lt;</u> V <sub>CC</sub> , Out	out disabled	-1.0	-	+1.0	μA
			f = 22.22 MHz (45 ns)	$V_{CC} = V_{CC(max)}$	-	29.0	36.0	
I <sub>CC</sub>	V <sub>CC</sub> operating s	supply current	f = 18.18 MHz (55 ns)	I <sub>OUT</sub> = 0 mA CMOS levels	_	29.0	32.0	mA
			f = 1 MHz		-	7.0	9.0	
		er down current – / <sub>CC</sub> = 2.2 to 3.6 V	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or CE}$	$r_2 \le 0.2 \text{ V}$	-	5.5	16.0	
I <sub>SB1</sub> <sup>[9]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 1.65 to 2.2 V		or $B_{A-D} \ge V_{CC} - 0.2 V$ , $V_{IN} \ge V_{CC} - 0.2 V$ , $V_{IN} \le 0.2 V$ , $f = f_{max}$ (address and data only), $f = 0$ (OE, and WE), $V_{CC} = V_{CC(max)}$		_	7.0	26.0	μA
1[9]		er down current – $V_{\rm CC}$ = 2.2 to 3.6 V	$\overline{CE}_1 \ge V_{CC} - 0.2V \text{ or CE}$ or $\overline{B}_{A-D} \ge V_{CC} - 0.2 V$ ,	-	-	5.5	16.0	
I <sub>SB2</sub> <sup>[9]</sup>	Automatic powe CMOS inputs; V	er down current – $V_{CC}$ = 1.65 to 2.2 V	$V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V or } V_{\text{IN}}$ f = 0, $V_{\text{CC}} = V_{\text{CC}(\text{max})}$	<u>≤</u> 0.2 V,	-	7.0	26.0	

#### Notes

<sup>5.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.
6. V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 2 ns.
7. Full device AC operation assumes a 100-µs ramp time from 0 to V<sub>CC</sub> (min) and 200-µs wait time after V<sub>CC</sub> stabilizes to its operational value.
8. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
9. Other archive C<sup>CC</sup> and C

<sup>9.</sup> Chip enables (CE1 and CE2) must be tied to CMOS levels to meet the ISB1 / ISB2 / ICCDR spec. Other inputs can be left floating.



## Capacitance

Parameter <sup>[10]</sup>	Description	Test Conditions	Мах	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance			

## **Thermal Resistance**

Parameter <sup>[10]</sup>	Description	Test Conditions	119-ball BGA	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, 2-layer printed circuit board	20.92	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		15.84	

## **AC Test Loads and Waveforms**

#### Figure 3. AC Test Loads and Waveforms



#### Table 1. AC Test Loads

Parameter	1.8 V	2.5 V	3.0 V	Unit
R1	13500	16667	1103	Ω
R2	10800	15385	1554	
R <sub>TH</sub>	6000	8000	645	
V <sub>TH</sub>	0.8	1.2	1.75	V



## **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[11]</sup>	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention		1.0	-	-	V
I <sub>CCDR</sub> <sup>[12, 13]</sup>	Data rotantian current	$\begin{array}{l} \underline{1.0} \ V \leq V_{CC} \leq 2.2 \ V, \\ \underline{CE}_1 \geq V_{CC} - 0.2 \ V \ \text{or} \ CE_2 \leq 0.2 \ V \ \text{or} \\ \overline{B}_{A-D} \geq V_{CC} - 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V \ \text{or} \ V_{IN} \leq 0.2 \ V \end{array}$	- 7.0		26.0	μA
CCDR	Data retention current	$\begin{array}{l} \underline{2.2 \ V < V_{CC} \leq 3.6 \ V,} \\ \underline{CE}_1 \geq V_{CC} - 0.2 \ V \ \text{or} \ CE_2 \leq 0.2 \ V \ \text{or} \\ B_{A-D} \geq V_{CC} - 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V \ \text{or} \ V_{IN} \leq 0.2 \ V \end{array}$	_	5.5	16.0	μΑ
t <sub>CDR</sub> <sup>[14]</sup>	Chip deselect to data retention time	-	0	-	-	ns
t <sub>R</sub> <sup>[14, 15]</sup>	Operation recovery time	-	45 / 55	-	-	

### **Data Retention Waveform**

#### Figure 4. Data Retention Waveform



#### Notes

- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V for the range 1.7 V to 2.2 V; 3 V for the range 2.2 V to 3.6 V, T<sub>A</sub> = 25 °C.
- 12. Only chip enables ( $\overline{CE}_1$  and  $CE_2$ ) and all byte enables ( $\overline{B}_{A-D}$ ) need to be tied to CMOS levels to meet the  $I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating.
- 13.  $\overline{B}_{A-D}$  is the AND of  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$  and  $\overline{B}_D$ . Chip is deselected by either disabling the chip enable signals or by disabling all byte enables together. 14. These parameters are guaranteed by design and are not tested. 15. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min</sub>  $\ge$  100  $\mu$ s or stable at V<sub>CC(min</sub>  $\ge$  100  $\mu$ s.



## **Switching Characteristics**

Over the Operating Range

Parameter [16, 17]	Description	45	ns	55	55 ns		
Parameter [10, 11]	Description	Min	Мах	Min	Мах	Unit	
Read Cycle		Ľ					
t <sub>RC</sub>	Read cycle time	45.0	-	55.0	-		
t <sub>AA</sub>	Address to data/ERR valid	_	45.0	-	55.0		
t <sub>OHA</sub>	Data/ERR hold from address change	10	_	10.0	_		
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data/ERR valid	_	45.0	-	55.0		
t <sub>DOE</sub>	OE LOW to data/ERR valid	-	22.0	_	25.0		
t <sub>LZOE</sub>	OE LOW to low Z <sup>[17, 18]</sup>	5.0	_	5.0	_		
t <sub>HZOE</sub>	OE HIGH to high Z <sup>[17, 18, 19]</sup>	_	18.0	_	18.0		
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to low Z <sup>[17, 18]</sup>	10.0	-	10.0	-	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to high Z <sup>[17, 18, 19]</sup>	_	18.0	_	18.0		
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[20]</sup>	0	_	0	-		
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[20]</sup>	_	45.0	-	55.0		
t <sub>DBE</sub>	Byte enable LOW to data valid	_	45.0	-	55.0		
t <sub>LZBE</sub>	Byte enable LOW to low Z <sup>[17]</sup>	5.0	_	5.0	_		
t <sub>HZBE</sub>	Byte enable HIGH to high Z <sup>[17, 19]</sup>	_	18.0	-	18.0		
Write Cycle [21, 22	2]			4			
t <sub>WC</sub>	Write cycle time	45.0	-	55.0	_		
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35.0	-	40.0	-		
t <sub>AW</sub>	Address setup to write end	35.0	-	40.0	-		
t <sub>HA</sub>	Address hold from write end	0	-	0	-		
t <sub>SA</sub>	Address setup to write start	0	-	0	-		
t <sub>PWE</sub>	WE pulse width	35.0	-	40.0	-	ns	
t <sub>BW</sub>	Byte enable LOW to write end	35.0	-	40.0	-		
t <sub>SD</sub>	Data setup to write end	25.0	-	25.0	-		
t <sub>HD</sub>	Data hold from write end	0	-	0	-		
t <sub>HZWE</sub>	WE LOW to high Z <sup>[17, 19, 18]</sup>	-	18.0	_	20.0		
t <sub>LZWE</sub>	WE HIGH to low Z <sup>[17, 18]</sup>	10.0	-	10.0	-		

Notes

- 16. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of V<sub>TH</sub>, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Table 1 on page 8.
  17. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
  18. Tested initially and after any design or process changes that may affect these parameters.
  19. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZDE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub> and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.
  20. These parameters are guaranteed by design and are not tested.
  21. The internal write time of the memory is defined by the outputs of CE and WE LOW. Chin enable must be active and WE and by the analyses must be LOW to initiate a state.

21. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  and  $\overline{WE}$  LOW. Chip enable must be active and  $\overline{WE}$  and byte enables must be LOW to initiate a write, and the transition of any of these signals terminate the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates the write.

22. The minimum write cycle pulse width for Write Cycle No. 2 (WE Controlled,  $\overline{OE}$  LOW) should be equal to sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**





Figure 6. Read Cycle No. 1 of CY62162GE (Address Transition Controlled) <sup>[23, 24]</sup>



Notes

23. Device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ . 24. WE is HIGH for read cycle.



## Switching Waveforms (continued)



Figure 7. Read Cycle No. 2 (OE Controlled) <sup>[25, 26, 27]</sup>

Notes

25. WE is HIGH for read cycle. 26. Address valid before or similar to CE transition LOW.

27.  $\overline{CE}$  refers to a combination of  $\overline{CE}_1$  and  $CE_2$ .  $\overline{CE}$  is LOW when  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH.  $\overline{CE}$  is HIGH when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW.



### Switching Waveforms (continued)



Figure 8. Write Cycle No. 1 (CE Controlled) <sup>[28, 29, 30, 31]</sup>

Notes 28. The internal write time of the memory is defined by the overlap of CE and WE LOW. Chip enable must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals terminate the write. The input data setup and hold timing are referenced to the leading edge of the signal that terminates

29. Data I/O is high impedance if  $\overline{OE}$  or  $\overline{B}_A$ ,  $\overline{B}_B$ ,  $\overline{B}_C$ ,  $\overline{B}_D = V_{IH}$ .

30. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.

31.  $\overline{CE}$  refers to a combination of  $\overline{CE}_1$  and  $CE_2$ .  $\overline{CE}$  is LOW when  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH.  $\overline{CE}$  is HIGH when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW. 32. During this period the I/Os are in output state and input signals should not be applied.



## Switching Waveforms (continued)



- Notes\_\_\_\_\_33. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.
- 34.  $\overline{CE}$  refers to a combination of  $\overline{CE}_1$  and  $CE_2$ .  $\overline{CE}$  is LOW when  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH.  $\overline{CE}$  is HIGH when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW.
- 35. The minimum write cycle pulse width should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ .
- 36. During this period the I/Os are in output state and input signals should not be applied.



<b>CE</b> <sup>[37]</sup>	OE	WE	B <sub>A</sub>	B <sub>B</sub>	B <sub>C</sub>	B <sub>D</sub>	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	I/O <sub>16</sub> -I/O <sub>23</sub>	I/O <sub>24</sub> -I/O <sub>31</sub>	Mode	Power
Н	Х	Х	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	High Z	High Z	High Z	High Z	Standby	(I <sub>SB</sub> )
X <sup>[38]</sup>	Х	Х	Н	Н	Н	Н	High Z	High Z	High Z	High Z	Standby	(I <sub>SB</sub> )
L	L	Н	L	L	L	L	Data out	Data out	Data out	Data out	Read all bits	(I <sub>CC</sub> )
L	L	Н	L	Н	Н	Н	Data out	High Z	High Z	High Z	Read byte A bits only	(I <sub>CC</sub> )
L	L	Н	Н	L	Н	Н	High Z	Data out	High Z	High Z	Read byte B bits only	(I <sub>CC</sub> )
L	L	Н	Н	Н	L	Н	High Z	High Z	Data out	High Z	Read byte C bits only	(I <sub>CC</sub> )
L	L	Н	Н	Н	Н	L	High Z	High Z	High Z	Data out	Read byte D bits only	(I <sub>CC</sub> )
L	Х	L	L	L	L	L	Data in	Data in	Data in	Data in	Write all bits	(I <sub>CC</sub> )
L	Х	L	L	Н	Н	Н	Data in	High Z	High Z	High Z	Write byte A bits only	(I <sub>CC</sub> )
L	Х	L	Н	L	Н	Н	High Z	Data in	High Z	High Z	Write byte B bits only	(I <sub>CC</sub> )
L	Х	L	Н	Н	L	Н	High Z	High Z	Data in	High Z	Write byte C bits only	(I <sub>CC</sub> )
L	Х	L	Н	Н	Н	L	High Z	High Z	High Z	Data in	Write byte D bits only	(I <sub>CC</sub> )
L	Н	Н	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	X <sup>[38]</sup>	High Z	High Z	High Z	High Z	Selected, outputs disabled	(I <sub>CC</sub> )

## Truth Table – CY62162G / CY62162GE

## ERR Output – CY62162GE

Output <sup>[39]</sup>	Mode
0	Read Operation, no single bit error in the stored data.
1	Read Operation, single bit error detected and corrected.
Z	Device deselected / Outputs disabled / Write Operation.

Note 37. CE refers to a combination of CE<sub>1</sub> and CE<sub>2</sub>. CE is LOW when CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH. CE is HIGH when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW.
 38. 'X' refers to V<sub>IL</sub> or V<sub>IH</sub>. For CMOS voltage levels refer to I<sub>SB2</sub> test conditions in Electrical Characteristics on page 7. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) and all Byte Enables (B<sub>A-D</sub>) must be in CMOS voltage levels to meet the I<sub>SB2</sub>/I<sub>CCDR</sub> spec.
 39. ERR is an Output pin. If not used, this pin should be left floating.



## **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (All Pb-free)	Operating Range
45	2.2 V–3.6 V	CY62162G30-45BGXI	51-85115	119-ball PBGA (14 × 22 × 2.4 mm)	Industrial
55	1.65 V-2.2 V	CY62162G18-55BGXI			Industrial

#### Ordering Code Definitions





## Package Diagram

Figure 11. 119-ball PBGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115





NOTE:

Package Weight: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85115 \*D



## Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
WE	Write Enable

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
mA	milliampere
MHz	megahertz
mm	millimeter
μA	microampere
μs	microsecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



## **Document History Page**

Document Title: CY62162G/CY62162GE MoBL <sup>®</sup> , 16-Mbit (512 K × 32) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81598						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
*C	4863821	NILE	07/31/2015	Changed status from Preliminary to Final.		
*D	6012120	AESATMP9	01/03/2018	Updated logo and copyright.		



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2012-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect is safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indeminify a

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331