

## Si5340-D EVALUATION BOARD USER'S GUIDE

#### Description

The Si5340-D-EVB is used for evaluating the Si5340 Any-Frequency, Any-Output, Jitter-Attenuating Clock Multiplier revision D. The device revision is distinguished by a white 1 inch x 0.187 inch label with the text "SI5340-D-EB" installed in the lower left hand corner of the board. (For ordering purposes only, the terms "EB" and "EVB" refer to the board and the kit respectively. For the purpose of this document, the terms are synonymous in context.)

#### Features

- Powered from USB port or external power supply
- Onboard 48 MHz XTAL allows free-run mode of operation on the Si5340 or up to 3 input clocks for synchronous clocking
- Feedback clock input for optional zero delay mode
- ClockBuilder<sup>®</sup> Pro (CBPro) GUI-programmable VDD supply allows device to operate from 3.3, 2.5, or 1.8 V.
- CBPro GUI-programmable VDDO supplies allow each of the 4 outputs to have its own supply voltage selectable from 3.3, 2.5, or 1.8 V
- CBPro GUI-controlled voltage, current, and power measurements of VDD and all VDDO supplies.
- Status LEDs for power supplies and control/status signals of Si5340
- SMA connectors for input and output clocks



#### Si5340-D Evaluation Board

## 1. Functional Block Diagram

Below is a functional block diagram of the Si5340-D-EB. This evaluation board can be connected to a PC via the main USB connector for programming, control, and monitoring. See Section "3. Quick Start" or Section "9. Installing ClockBuilder Pro Desktop Software" for more information.







## 2. Si5340-D-EVB Support Documentation and ClockBuilder Pro Software

All Si5340-D-EVB schematics, BOMs, User's Guides, and software can be found on-line at the following link: http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

## 3. Quick Start

- 1. Install ClockBuilder Pro desktop software: http://www.silabs.com/CBPro
- 2. Connect a USB cable from the Si5340-D-EB to the PC where the software is installed.
- 3. Confirm jumpers are installed as shown in Table 1.
- 4. Launch the ClockBuilder Pro Software.
- 5. You can use ClockBuilder Pro to create, download, and run a frequency plan on the Si5340-D-EB.
- 6. For Si5340 data sheet go to: http://www.silabs.com/timing

## 4. Jumper Defaults

| Location       | Туре        | I = Installed<br>0 = Open |     | Location          | Туре           | I = Installed<br>0 = Open |
|----------------|-------------|---------------------------|-----|-------------------|----------------|---------------------------|
| JP1            | 2 pin       | I                         |     | JP14              | 2 pin          | 0                         |
| JP2            | 2 pin       | I                         |     | JP15              | 2 pin          | 0                         |
| JP3            | 2 pin       | I                         |     | JP16              | 3 pin          | All Open                  |
| JP4            | 2 pin       | I                         |     | JP17              | 3 pin          | All Open                  |
| JP5            | 3 pin       | 1 to 2                    |     | JP18              | 2 pin          | 0                         |
| JP6            | 2 pin       | 0                         |     | JP19              | 2 pin          | 0                         |
| JP7            | 2 pin       | 0                         |     | JP20              | 3 pin          | All Open                  |
| JP8            | 2 pin       | 0                         |     | JP21              | 3 pin          | All Open                  |
| JP9            | 2 pin       | 0                         |     | JP22              | 2 pin          | 0                         |
| JP10           | 2 pin       | 0                         |     | JP23              | 2 pin          | 0                         |
| JP11           | 2 pin       | 0                         |     | JP24              | 3 pin          | All Open                  |
| JP12           | 2 pin       | 0                         |     | JP17              | 5x2 Hdr        | All 5 Installed           |
| JP13           | 2 pin       | 0                         |     |                   |                |                           |
| Note: Refer to | o the Si534 | 10-D-EB schematics        | for | the functionality | associated wit | h each jumper.            |

#### Table 1. Si5340-D-EB Jumper Defaults\*



## 5. Status LEDs

| Location | Silkscreen | Color | Status Function Indication |
|----------|------------|-------|----------------------------|
| D5       | INTRB      | Blue  | DUT Interrupt              |
| D7       | LOLB       | Blue  | DUT Loss of Lock           |
| D8       | LOSXAXBB   | Blue  | DUT Loss of Reference      |
| D11      | +5 V MAIN  | Green | Main USB +5 V present      |
| D12      | READY      | Green | MCU Ready                  |
| D13      | BUSY       | Green | MCU Busy                   |

Table 2. Si5340-D-EB Status LEDs

D11 is illuminated when USB +5V supply voltage is present. D12 and D13 are status LEDs showing on-board MCU activity.



Figure 2. Status LEDs



## 6. External Reference Input (XA/XB)

An external reference (XTAL) is used in combination with the internal oscillator to produce an ultra-low jitter reference clock for the DSPLL and for providing a stable reference for the free-run and holdover modes. The Si5340-D-EVB can also accommodate an external reference clock instead of a crystal. To evaluate the device with a REFCLK, C93 and C94 must be populated and the XTAL removed (see Figure 3 below). The REFCLK can then be applied to J25 and J26.



Figure 3. External Reference Input Circuit

## 7. Clock Input Circuits (INx/INxB and FB\_IN/FB\_INB)

The Si5340-D-EB has eight SMA connectors (IN0/IN0B – IN2/IN2B and FB\_IN/FB\_INB) for receiving external clock signals. All input clocks are terminated as shown in Figure 4 below.

Input clocks are ac-coupled and 50  $\Omega$  terminated. This represents 4 differential input clock pairs. Single-ended clocks can be used by appropriately driving one side of the differential pair with a single-ended clock. For details on how to configure inputs as single-ended, please refer to the Si5340 data sheet.



Figure 4. Input Clock Termination Circuit



## 8. Clock Output Circuits (OUTx/OUTxB)

Each of the eight outputs (four differential pairs) is ac-coupled to its respective SMA connector. The output clock termination circuit is shown in Figure 5 below. The output signal has no dc bias. If dc coupling is required, the ac coupling capacitors can be replaced with a resistor of appropriate value. The Si5340-D-EB provides pads for optional output termination resistors and/or low frequency capacitors.

**Note:** Components with schematic "NI" designation are not normally populated on the Si5340-D-EB and provide locations on the PCB for optional dc/ac terminations by the end user.



Figure 5. Output Clock Termination Circuit

## 9. Installing ClockBuilder Pro Desktop Software

To install the CBPro software on any Windows 7 (or later version) PC, do the following:

- 1. Go to http://www.silabs.com/CBPro/ and download ClockBuilder Pro software.
- 2. Installation instructions and User's Guide for ClockBuilder Pro can be found at the download link shown above. Please follow the instructions as indicated.



## 10. Using the Si5340-D-EVB

### **10.1.** Connecting the EVB to Your Host PC

Once the ClockBuilder Pro software in installed, connect the PC to the EVB with a USB cable as illustrated in Figure 6.



Figure 6. EVB Connection Diagram



## 10.2. Overview of ClockBuilder Pro Applications

The ClockBuilder Pro installer installs two main applications: the ClockBuilder Pro Wizard and the EVB GUI. Note: The following instructions and screen captures may vary slightly depending on your version of ClockBuilder Pro.



Figure 7. Application #1: ClockBuilder Pro Wizard

Use the CBPro Wizard to do the following:

- Create a new design
- Review or edit an existing design
- Export: create in-system programming

| le F | lelp      |      |                     |            |               |          |               |          |
|------|-----------|------|---------------------|------------|---------------|----------|---------------|----------|
| nfo  | DUT SPI   | I2C  | DUT Register Editor | Regulators | All Voltages  | GPIO     | Status Regist | ters     |
|      |           |      |                     | Voltage    | Curre         | nt       | Power         |          |
|      | VD        | D 1. | 80V 🔽 On            | \          | /             | А        | W             | Read     |
|      | VDD       | A    | On                  | \          | /             | A        | w             | Read     |
|      | VDDO      | 0 1. | 80V 🔽 🚺             | ۲ ک        | /             | A        | w             | Read     |
|      | VDDO      | 1    | 80V 🔽 🚺             | ۲ ک        | /             | A        | w             | Read     |
|      | VDDO      | 2 1. | 80V 🔽 🚺             | ۲ ک        | /             | A        | w             | Read     |
|      | VDDO      | 3 1. | 80V 🔽 🚺             | ۲ ک        | /             | A        | w             | Read     |
| All  | Output    | - Se | elect Voltage       | Tota       |               | A        | W             | Read All |
| S    | upplies _ |      | ower On Power (     | Off C      | Compare Desig | an Estim | ates to Measu | urements |

#### Figure 8. Application #2: EVB GUI

Use the EVB GUI to do the following:

- Download configuration to EVB's DUT (Si5340)
- Control the EVB's regulators
- Monitor voltage, current, and power on the EVB



## 10.3. Common ClockBuilder Pro Work Flow Scenarios

There are three common workflow scenarios when using CBPro and the Si5340-D-EVB. These workflow scenarios are as follows:

- Workflow Scenario #1: Testing a Silicon Labs-created default configuration
- Workflow Scenario #2: Modifying the default Silicon Labs-created device configuration
- Workflow Scenario #3: Testing a user-created device configuration

Each workflow scenario is described in more detail in the following sections.

#### 10.3.1. Workflow Scenario #1: Testing a Silicon Labs-Created Default Configuration

The flow for using the EVB GUI to initialize and control a device on the EVB is as follows:

1. Once the PC and EVB are connected, launch ClockBuilder Pro by clicking this icon on your PC's desktop:



#### Figure 9. ClockBuilder Pro Desktop Icon

2. If an EVB is detected, click on the **Open Default Plan** button on the Wizard's main menu. CBPro automatically detects the EVB and device type.



Figure 10. Open Default Plan

3. Once you open the default plan (based on your EVB model number), a popup window appears.



Figure 11. Write Design to EVB Dialog



4. Select **Yes** to write the default plan to the Si5340 device mounted on your EVB. This ensures the device is completely reconfigured per the Silicon Labs default plan for the DUT type mounted on the EVB.



#### Figure 12. Writing Design Status

5. After CBPro writes the default plan to the EVB, click on **Open EVB GUI** as shown in Figure 13.



Figure 13. Open EVB GUI

#### 6. The EVB GUI opens.

**Note:** All power supplies are set to the values defined in the device's default CBPro project file created by Silicon Labs, as shown in Figure 14.

| le  | Help       |       |                     |            |               |         |                |          |
|-----|------------|-------|---------------------|------------|---------------|---------|----------------|----------|
| nfo | DUT SPI    | I2C   | DUT Register Editor | Regulators | All Voltages  | GPIO    | Status Registe | rs       |
|     |            |       |                     | Voltage    | e Currei      | nt      | Power          |          |
|     | VD         | D 1.  | 30V 🔽 On            | \          | /             | A       | w              | Read     |
|     | VDD        | A     | On                  | \          | /             | A       | w              | Read     |
|     | VDDO       | 0 1.  | 30V 🔽 Ot            | ff \       | /             | A       | w              | Read     |
|     | VDDO       | 1 1.3 | 80V 🔽 Ot            | ff \       | / ,           | A       | w              | Read     |
|     | VDDO       | 2 1.3 | 80V 🔽 Ot            | ff \       | / ,           | A       | w              | Read     |
|     | VDDO       | 3 1.3 | 80V 🔽 🚺 OI          | ff \       | /             | A       | w              | Read     |
| Al  | l Output   | - Se  | lect Voltage        | ▼ Tota     |               | A       | w              | Read All |
| :   | Supplies _ |       | ower On Power O     | ff         | Compare Desig | n Estim | ates to Measur | ements   |

Figure 14. EVB GUI Window



#### Verify Free-Run Mode Operation

Assuming no external clocks have been connected to the INPUT CLOCK differential SMA connectors (labeled "INx/INxB") located around the perimeter of the EVB, the DUT should now be operating in free-run mode, as the DUT will be locked to the crystal in this case.

You can run a quick check to determine if the device is powered up and generating output clocks (and consuming power) by clicking on the **Read All** button (the bottom-right of Figure 14) and then reviewing the voltage, current, and power readings for each VDDx supply.

**Note:** Shutting the VDD and VDDA power supplies "Off" and then "On" will power-down and reset the DUT. Every time you do this, to reload the Silicon Labs-created default plan into the DUT's register space, you must go back to the Wizard's main menu and select **Write Design to EVB**:



#### Figure 15. Write Design to EVB

Failure to do the step above will cause the device to read in a pre-programmed plan from its non-volatile memory (NVM). However, the plan loaded from the NVM may not be the latest plan recommended by Silicon Labs for evaluation.

At this point, you should verify the presence and frequencies of the output clocks (running in free-run mode from the crystal) using appropriate external instrumentation connected to the output clock SMA connectors. To verify the output clocks are toggling at the correct frequency and signal format, click on **View Design Report** as highlighted in Figure 16.



Figure 16. View Design Report



# Si5340-D-EVB

Your configuration's design report appears in a new window, shown in Figure 17. Compare the observed output clocks to the frequencies and formats noted in your default project's Design Report.

```
Si5340 Design Report
Design Report
                                                                                       ** Engineering Mode Design Report **
 Overview
 Part:
               si5340
 Design ID:
                Default
 Created By: ClockBuilder Pro v2.0 [2015-06-13]
 Timestamp:
               2015-06-15 14:43:48 GMT-05:00
 Design Rule Check
  _____
 Errors:
  - No errors
 Warnings:
  - No warnings
 Device Grade
 Maximum output frequency: 622.08 MHz
 Frequency synthesis mode: Fractional
 Frequency synchronic A
Frequency plan grade: A
Minimum Base OPN: Si5340A*
            Output Clock
                                   Supported Frequency Synthesis Modes
 Base
             requency Range (Typical Jitter)
 OPN Grade Frequency Range
  _____
 Si5340A*
            100 Hz to 712.5 MHz \, Integer (< 100 fs) and fractional (< 150 fs) \,
 Si5340B
            100 Hz to 350 MHz
           100 Hz to 712.5 ...
100 Hz to 350 MHz
 si5340c
            100 Hz to 712.5 MHz Integer only (< 100 fs)
 si5340D
 * Based on your calculated frequency plan, a Si5340A grade device is
 required for your design. See the datasheet Ordering Guide for more
 information.
 Design
  ____
 Host Interface:
    I/O Power Supply: VDD (Core)
SPI Mode: 4-Wire
    I2C Address Range: 116d to 119d / 0x74 to 0x77 (selected via A0/A1 pins)
 Inputs:
     MHz: 48 MHz
          Crystal Mode
     INO: Unused
     IN1: Unused
     IN2: Unused
   FB_IN: Unused
 Outputs:
          161.1328125 MHz [ 161 + 17/128 MHz ]
    Enabled, LVDS 2.5 V
OUT1: 622.08 MHz [ 622 + 2/25 MHz ]
          Enabled, LVDS 2.5 V
     OUT2 . 218 75 MHz [ 218 + 3/4 MHz
  Copy to Clipboard
                       Save Report
                                                                                  Close
```

Figure 17. Design Report Window



#### Verify Locked Mode Operation

Assuming you connect the correct input clocks to the EVB (as noted in the Design Report shown above), the DUT on your EVB will be running in "locked" mode.

**10.3.2.** Workflow Scenario #2: Modifying the Default Silicon Labs-Created Device Configuration To modify the "default" configuration using the CBPro Wizard, click on Edit Configuration with Wizard.



Figure 18. Edit Configuration with Wizard

You are then taken to the Wizard's step-by-step menus which allow you to change any of the default plan's operating configurations.

| n 1 of 9 - Der                  | sign ID & Notes 🗸   | Configuri          | ing Sis |  |  |  |  |
|---------------------------------|---|--------------------|---------|--|--|--|--|
| p 1 01 9 - Des                  | sign ID & Notes •   | Conligun           | ing sis |  |  |  |  |
| Design ID<br>The device has 8 r | registers, DESIGN_ID0 through DESIGN_ID7, that can be used to store a design/configuration/re   | vision identifier. |         |  |  |  |  |
| Design ID:                      | Default (optional; max 8 characters)  |                    |         |  |  |  |  |
|                                 | The string you enter here is stored as ASCII bytes in registers DESIGN_ID0 through DESIGN_  | ID7.               |         |  |  |  |  |
| adding Mode:                    | OULL Padded<br>If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be padded with 0x00 bytes (aka NULL<br>character). |                    |         |  |  |  |  |
|                                 |   |                    |         |  |  |  |  |
|                                 | Space Padded<br>If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pade<br>character).                            |                    |         |  |  |  |  |
|                                 | If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pade   |                    |         |  |  |  |  |
| inter anything yo               | If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pade<br>character).  |                    |         |  |  |  |  |
| inter anything yo               | If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pade<br>character).  |                    |         |  |  |  |  |
| inter anything yo               | If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pade<br>character).  |                    |         |  |  |  |  |
| inter anything yo               | If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pade<br>character).  |                    |         |  |  |  |  |
| inter anything yo               | If you do not enter the full 8 characters, the remaining bytes of DESIGN_IDx will be pade<br>character).  |                    |         |  |  |  |  |

Figure 19. Design Wizard

**Note:** You can click on the icon on the lower left hand of the menu to confirm if your frequency plan is valid. After making your desired changes, you can click on **Write to EVB** to update the DUT to reconfigure your device in real-time. The Design Write status window opens each time you make a change.





Figure 20. Writing Design Status

- 10.3.3. Workflow Scenario #3: Testing a User-Created Device Configuration
  - 1. To test a previously-created user configuration, open the CBPro Wizard by clicking on the icon on your desktop and then selecting **Open Design Project File**.

| ClockBuilder Pro Wizard - Silicon Labs  |  |  |  |  |  |  |
|---|--|--|--|--|--|--|
| ClockBuilder Pro WizardImage: ClockBuilder Pro WizardSILICON LABSWe Make Timing SimpleC |  |  |  |  |  |  |
| Work With a Design  | Quick Links  |  |  |  |  |  |
| Create New Design   | litter Attenuator Clock Products<br>Knowledge Base<br>Custom Part Number Lookup<br>ClockBuilder Go iOS App   |  |  |  |  |  |
| ex <u>Open Sample Design</u>  | Applications Documentation   |  |  |  |  |  |
| Evaluation Board Detected<br>Si5340 EVB Open Default Plan EVB GUL<br>Tools              | 10/40/100G Line Card White Paper<br>Clock Generators for Cloud Data Centers White Paper<br>Optimizing SIS34x Jitter Performance App Note<br>SyncE and IEEE 1588 App Note |  |  |  |  |  |
| Export Configuration  | ClockBuilder Pro Documentation   |  |  |  |  |  |
|   | CBPro Overview<br>Command Line Interface: Overview • User's Guide<br>CBPro Knowledge Base  |  |  |  |  |  |
|   | Version 2.0  |  |  |  |  |  |
| ٥,  | Built on 6/13/2015   |  |  |  |  |  |

Figure 21. Open Design Project File

2. Locate your CBPro design file (\*.slabtimeproj or \*.sitproj file) in the Windows file browser.



Figure 22. Browse for Project Files



3. Select **Yes** when the *Write Design to EVB* popup appears.



Figure 23. Write Design to EVB Dialog

4. The progress bar is launched. Once the new design project file has been written to the device, verify the presence and frequencies of your output clocks and other operating configurations using external instrumentation.

#### 10.4. Exporting the Register Map File for Device Programming by a Host Processor

You can also export your configuration to a file format suitable for in-system programming by selecting **Export** as shown in Figure 24.



Figure 24. Export Register Map File



# Si5340-D-EVB

You can now write your device's complete configuration to file formats suitable for in-system programming.



Figure 25. Export Settings



# 11. Writing a New Frequency Plan or Device Configuration to Non-Volatile Memory (OTP)

**Note:** Writing to the device's non-volatile memory (OTP) is NOT the same as writing a configuration into the Si5340 using ClockBuilder Pro on the Si5340-D-EB. Writing a configuration into the EVB from ClockBuilder Pro is done using Si5340 RAM space and can be done virtually unlimited number of times. Writing to OTP is limited as described below.

Refer to the Si534x/8x Family Reference Manuals and device datasheets for information on how to write a configuration to the EVB DUT's non-volatile memory (OTP). The OTP can be programmed a maximum of two times only. Care must be taken to ensure the configuration desired is valid when choosing to write to OTP.

## 12. Serial Device Communications (Si5340 <--> MCU)

## 12.1. On-Board SPI Support

The MCU on-board the Si5340-D-EB communicates with the Si5340 device through a 4-wire SPI (Serial Peripheral Interface) link. The MCU is the SPI master and the Si5340 device is the SPI slave. The Si5340 device can also support a 2-wire I2C serial interface, although the Si5340-D-EB does NOT support the I2C mode of operation. SPI mode was chosen for the EVB because of the relatively higher speed transfers supported by SPI vs. I2C.

## 12.2. External I2C Support

 $I^2C$  can be supported if driven from an external  $I^2C$  controller. The serial interface signals between the MCU and Si5340 pass through shunts loaded on header J17. These jumper shunts must be installed in J17 for normal EVB operation using SPI with CBPro. If testing of  $I^2C$  operation via external controller is desired, the shunts in J17 can be removed thereby isolating the on-board MCU from the Si5340 device. The shunt at JP1 (I2C\_SEL) must also be removed to select  $I^2C$  as Si5340 interface type. An external I2C controller connected to the Si5340 side of J17 can then communicate to the Si5340 device. (For more information on  $I^2C$  signal protocol, please refer to the Si5340 data sheet.)

Figure 26 below illustrates the J17 header schematic. J17 even numbered pins (2, 4, 6, etc.) connect to the Si5340 device and the odd numbered pins (1, 3, 5, etc.) connect to the MCU. Once the jumper shunts have been removed from J17 and JP1,  $I^2C$  operation should use J17 pin 4 (DUT\_SDA\_SDIO) as the  $I^2C$  SDA and J17 pin 8 (DUT\_SCLK) as the  $I^2C$  SCLK. Please note the external  $I^2C$  controller will need to supply its own  $I^2C$  signal pull-up resistors.



Figure 26. Serial Communications Header J17



## 13. Si5340-D-EVB Schematic and Bill of Materials (BOM)

The Si5340-D-EVB Schematic and Bill of Materials (BOM) can be found online at:

http://www.silabs.com/products/clocksoscillators/pages/si538x-4x-evb.aspx

Please be aware the Si5340-D-EB schematic is in OrCad Capture hierarchical format and not in a typical "flat" schematic format.





#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific vitten consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

## http://www.silabs.com



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331