# <span id="page-0-0"></span>| ANALOG<br>| DEVICES

## 950 MHz to 1575 MHz Quadrature Modulator with Integrated Fractional-N PLL and VCO

## ADRF6750

#### **FEATURES**

**I/Q modulator with integrated fractional-N PLL and VCO Gain control span: 47 dB in 1 dB steps Output frequency range: 950 MHz to 1575 MHz Output 1 dB compression: 8.5 dBm Output IP3: 23 dBm Noise floor: −162 dBm/Hz Baseband modulation bandwidth: 250 MHz (1 dB) Output frequency resolution: 1 Hz Functions with external VCO for extended frequency range SPI and I2C-compatible serial interfaces Power supply: 5 V/310 mA** 

#### **GENERAL DESCRIPTION**

The ADRF6750 is a highly integrated quadrature modulator, frequency synthesizer, and programmable attenuator. The device covers an operating frequency range from 950 MHz to 1575 MHz for use in satellite, cellular and broadband communications.

The ADRF6750 modulator includes a high modulus fractional-N frequency synthesizer with integrated VCO, providing better than 1 Hz frequency resolution, and a 47 dB digitally controlled output attenuator with 1 dB steps.

Control of all the on-chip registers is through a user-selected SPI interface or I<sup>2</sup>C interface. The device operates from a single power supply ranging from 4.75 V to 5.25 V.



#### **FUNCTIONAL BLOCK DIAGRAM**

#### **Rev. A**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

### <span id="page-1-0"></span>**TABLE OF CONTENTS**





#### **REVISION HISTORY**

#### $4/10$ —Rev.  $0$  to Rev.  ${\bf A}$



1/10-Revision 0: Initial Version

### <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_{CC} = 5$  V,  $T_A = 25$ °C, I/Q inputs = 0.9 V p-p differential sine waves in quadrature on a 500 mV dc bias, baseband frequency = 1 MHz, REFIN = 10 MHz, PFD = 20 MHz, loop bandwidth = 50 kHz, and LOMONx is off, unless otherwise noted.

<span id="page-2-1"></span>

<span id="page-3-0"></span>

<sup>1</sup> LBW = 50 kHz at LO = 1200 MHz; I<sub>CP</sub> = 2.5 mA.<br><sup>2</sup> All other attenuation steps have an absolute error of <±2.0 dB.

### <span id="page-4-0"></span>**TIMING CHARACTERISTICS**

#### **I 2 C Interface Timing**

#### **Table 2.**



<sup>1</sup> See Figure 2.

<span id="page-4-1"></span>

Figure 2. I<sup>2</sup>C Port Timing Diagram

### **SPI Interface Timing**

#### **Table 3.**



1 See Figure 3.

<span id="page-5-0"></span>

Figure 3. SPI Port Timing Diagram

### <span id="page-6-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 4.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 5. Pin Function Descriptions**





### <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{CC} = 5$  V,  $T_A = 25^{\circ}$ C, I/Q inputs = 0.9 V p-p differential sine waves in quadrature on a 500 mV dc bias, REFIN = 10 MHz, PFD = 20 MHz, baseband frequency = 1 MHz, LOMONx is off, unless otherwise noted. A nominal condition is defined as 25°C, 5.00 V, and worst-case frequency. A worst-case condition is defined as having the worst-case temperature, supply voltage, and frequency.



Figure 5. Output Power vs. LO Frequency, Supply, and Temperature







Figure 7. Output Power vs. LO Frequency for External VCO Mode at Nominal Conditions







Figure 9. Sideband Suppression Distribution at Nominal and Worst-Case Conditions



Figure 10. LO Carrier Feedthrough vs. Attenuation, LO Frequency, Supply, and Temperature



Figure 11. LO Carrier Feedthrough Distribution at Nominal and Worst-Case Conditions and Attenuation Setting



Figure 12. 2 × LO Carrier Feedthrough vs. Attenuation, LO Frequency, Supply, and Temperature



Figure 13. Output P1dB Compression Point at Worst-Case LO Frequency vs. Supply and Temperature



Figure 14. Output P1dB Compression Point Distribution at Nominal and Worst-Case Conditions



Figure 15. Output P1dB Compression Point vs. LO Frequency at Nominal Conditions



Figure 16. Output IP3 Distribution at Nominal and Worst-Case Conditions





Figure 18. LO Off Isolation vs. Attenuation, LO Frequency, Supply, and Temperature



Figure 19. 2 × LO Off Isolation vs. Attenuation, LO Frequency, Supply, and Temperature



Figure 20. Second-Order and Third-Order Harmonic Distortion vs. LO Frequency, Supply, and Temperature



Figure 21. Noise Floor at 15 MHz Offset Frequency Distribution at Worst-Case Conditions and Different Attenuation Settings



Figure 22. Noise Floor at 0 dB Attenuation vs. Output Power at Nominal Conditions











Figure 25. RF Output Spectral Plot over a 10 MHz Span



Figure 26. RF Output Spectral Plot over a 100 MHz Span



Figure 27. RF Output Spectral Plot over a Wide Span



Figure 28. Phase Noise Performance vs. LO Frequency, Supply, and Temperature



Figure 29. Phase Noise Performance Distribution at Worst-Case Conditions



Figure 30. Integer Boundary Spur Performance vs. LO Frequency, Supply, and Temperature



Figure 31. Integer Boundary Spur Distribution at Nominal and Worst-Case Conditions



Figure 32. Spurs > 10 MHz from Carrier vs. LO Frequency, Supply, and Temperature







Worst-Case Conditions



Figure 35. PLL Frequency Settling Time at Worst-Case Low Frequency with Lock Detect Shown



Figure 36. Attenuator Gain vs. LO Frequency by Gain Code, All Attenuator Code Steps



Figure 37. Attenuator Relative Step Accuracy over all Attenuation Steps vs. LO Frequency, Nominal Conditions



Figure 38. Attenuator Relative Step Accuracy Distribution at Nominal and Worst-Case Conditions



Figure 39. Attenuator Relative Step Accuracy Across Full Output Frequency Range Distribution at Nominal and Worst-Case Conditions



Figure 40. Attenuator Relative Step Accuracy over all Attenuation Steps vs. LO Frequency for External VCO Mode, Nominal Conditions



Figure 41. Attenuator Absolute Step Accuracy over all Attenuation Steps vs. LO Frequency, Nominal Conditions



Figure 42. Attenuator Absolute Step Accuracy Distribution at Nominal and Worst-Case Conditions



Figure 43. Attenuator Absolute Step Accuracy over all Attenuation Steps vs. LO Frequency for External VCO Mode, Nominal Conditions



Figure 44. Gain Flatness in any 40 MHz for all Attenuation Steps vs. LO Frequency at Nominal Conditions



Figure 45. Attenuator Settling Time to 0.2 dB and 0.5 dB for Small Steps (1 dB to 6 dB) at Nominal Conditions



Figure 46. Attenuator Settling Time to 0.2 dB and 0.5 dB for Large Steps (7 dB to 47 dB) at Nominal Conditions



Figure 47. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Typical Small Step



Figure 48. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Worst-Case Small Step (36 dB to 42 dB)



Figure 49. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Typical Large Step (0 dB to 47 dB)



Figure 50. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Worst-Case Large Step (47 dB to 0 dB)



Figure 51. TXDIA Turn-On Settling Time at Worst-Case Supply and Temperature

### <span id="page-17-4"></span><span id="page-17-0"></span>THEORY OF OPERATION **OVERVIEW**

<span id="page-17-2"></span>The ADRF6750 device can be divided into the following basic building blocks: Figure 53. Reference Input Path

- PLL synthesizer and VCO **Fig. 2.1 The PFD** frequency equation is
- $Quadrature modulator$
- Attenuator where:
- Voltage regulator
- I 2 C/SPI interface

Each of these building blocks is described in detail in the sections that follow.

## **PLL SYNTHESIZER AND VCO** *RF Fractional-N Divider RF Fractional-N Divider*

The phase-locked loop (PLL) consists of a fractional-N frequency synthesizer with a 25-bit fixed modulus, allowing a frequency resolution of less than 1 Hz over the entire frequency range. It also has an integrated voltage-controlled oscillator (VCO) with a fundamental output frequency ranging from 1900 MHz to 3150 MHz. This allows the PLL to generate a stable frequency at 2× LO, which is then divided down to provide a local oscillator (LO) frequency ranging from 950 MHz to 1575 MHz to the quadrature modulator.

# **Reference Input Section**<br> **Reference Input Section**<br> **Reference Input Section Reference Input Section CO** CUI and ISUS **Reference** In Section is

The reference input stage is shown in [Figure 52](#page-17-1). SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed, and SW1 and SW2 are open. This ensures that there is no loading of the REFIN pin at power-down.



#### <span id="page-17-3"></span><span id="page-17-1"></span>**Reference Input Path**

The on-chip reference frequency doubler allows the input reference signal to be doubled. This is useful for increasing the PFD comparison frequency. Making the PFD frequency higher improves the noise performance of the system. Doubling the PFD frequency usually improves the in-band phase noise performance by 3 dBc/Hz.

The 5-bit R-divider allows the input reference frequency  $(REF_{IN})$  to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 32 are allowed.

An additional divide-by-2 function in the reference input path allows for a greater division range.



$$
f_{\text{PFD}} = f_{\text{REFIN}} \times \left[ (1+D)/(R \times (1+T)) \right] \tag{2}
$$

fREFIN is the reference input frequency.

D is the doubler bit.

R is the programmed divide ratio of the binary 5-bit programmable reference divider (1 to 32). T is the divide-by-2 bit (0 or 1).

The RF fractional-N divider allows a division ratio in the PLL feedback path that can range from 23 to 4095. The relationship between the fractional-N divider and the LO frequency is described in the following section.

#### **INT and FRAC Relationship**

The integer (INT) and fractional (FRAC) values make it possible to generate output frequencies that are spaced by fractions of the phase frequency detector (PFD) frequency. See the [Example—Changing the LO Frequency](#page-30-1) section for

$$
LO = f_{PFD} \times (INT + (FRAC/2^{25})) \tag{1}
$$

where:

*LO* is the local oscillator frequency.

*f<sub>PFD</sub>* is the PFD frequency.

*INT* is the integer component of the required division factor and is controlled by the CR6 and CR7 registers. *FRAC* is the fractional component of the required division factor and is controlled by the CR0 to CR3 registers.



Figure 54. RF Fractional-N Divider

#### **Phase Frequency Detector (PFD) and Charge Pump**

The PFD takes inputs from the R-divider and the N-counter and produces an output proportional to the phase and frequency difference between them (see [Figure 55](#page-18-0) for a simplified schematic). The PFD includes a fixed delay element that sets the width of the antibacklash pulse, ensuring that there is no dead zone in the PFD transfer function.

08201-006



#### <span id="page-18-0"></span>**Lock Detect (LDET)**

LDET (Pin 44) signals when the PLL has achieved lock to an error frequency of less than 100 Hz. On a write to Register CR0, a new PLL acquisition cycle starts, and the LDET signal goes low. When lock has been achieved, this signal returns high.

#### <span id="page-18-4"></span><span id="page-18-2"></span>**Voltage-Controlled Oscillator (VCO)**

The VCO core in the ADRF6750 consists of two separate VCOs, each with 16 overlapping bands. [Figure 56](#page-18-1) shows an acquisition plot demonstrating both the VCO overlap at roughly 1260 MHz and the multiple overlapping bands within each VCO. The choice of two 16-band VCOs allows a wide frequency range to be covered without a large VCO sensitivity ( $K<sub>VCO</sub>$ ) and resultant poor phase noise and spurious performance. Note that the VCO range is larger than the  $2 \times$  LO frequency range of the part to ensure that the device has enough margin to cover the full frequency range over all conditions.



<span id="page-18-3"></span><span id="page-18-1"></span>

The autocalibration time is set to 50 μs. During this time, the VCO V<sub>TUNE</sub> is disconnected from the output of the loop filter and is connected to an internal reference voltage. A typical frequency acquisition is shown in [Figure 57.](#page-18-2)



After autocalibration, normal PLL action resumes and the correct frequency is acquired to within a frequency error of 100 Hz in 170 μs typically.

For a maximum cumulative step of 100 kHz, autocalibration can be turned off by Register CR24, Bit 0. This enables cumulative PLL acquisitions of 100 kHz or less to occur without the autocalibration procedure, which improves acquisition times significantly (see [Figure 58](#page-18-3)).



Figure 58. PLL Acquisition Without Autocalibration for 100 kHz Step

The VCO displays a variation of  $K_{VCO}$  as  $V_{\text{TUNE}}$  varies within the band and from band to band. [Figure 59](#page-19-1) shows how the K<sub>vco</sub> varies across the full LO frequency range. Also shown is the average value for each of the frequency bands. [Figure 59](#page-19-1)  is useful when calculating the loop filter bandwidth and individual loop filter components.

<span id="page-19-0"></span>

#### <span id="page-19-3"></span><span id="page-19-1"></span>**QUADRATURE MODULATOR**

#### **Overview**

A basic block diagram of the ADRF6750 quadrature modulator circuit is shown in [Figure 60](#page-19-2). The VCO generates a signal at the 2× LO frequency, which is then divided down to give a signal at the LO frequency. This signal is then split into in-phase and quadrature components to provide the LO signals that drive the mixers.



Figure 60. Block Diagram of the Quadrature Modulator

<span id="page-19-4"></span><span id="page-19-2"></span>The I and Q baseband input signals are converted to currents by the V-to-I stages, which then drive the two mixers. The outputs of these mixers combine to feed the output balun, which provides a single-ended output. This single-ended output is then fed to the attenuator and, finally, to the external RFOUT signal pin.

#### **Baseband Inputs**

The baseband inputs, QBBP, QBBN, IBBP, and IBBN, must be driven from a differential source. The nominal drive level of 0.9 V p-p differential (450 mV p-p on each pin) should be biased to a common-mode level of 500 mV dc.

To set the dc bias level at the baseband inputs, refer to [Figure 61](#page-19-3). The average output current on each of the [AD9779](http://www.analog.com/AD9779) outputs is 10 mA. A current of 10 mA flowing through each of the 50  $\Omega$ resistors to ground produces the desired dc bias of 500 mV at each of the baseband inputs.





The differential baseband inputs (QBBP, QBBN, IBBN, and IBBP) consist of the bases of PNP transistors, which present a high impedance of about 30 k $\Omega$  in parallel with roughly 2 pF of capacitance. The impedance looks like 30 kΩ below 1 MHz and starts to roll off at higher frequency. A 100  $\Omega$  differential termination is recommended at the baseband inputs, and this dominates the input impedance as seen by the input baseband signal. This ensures that the input impedance, as seen by the input circuit, remains flat across the baseband bandwidth. See [Figure 62](#page-19-4) for a typical configuration.



Figure 62. Typical Baseband Input Configuration

The swing of the AD9779 output currents ranges from 0 mA to 20 mA. The ac voltage swing is 1 V p-p single-ended or 2 V p-p differential with the 50  $\Omega$  resistors in place. The 100  $\Omega$  differential termination resistors at the baseband inputs have the effect of limiting this swing without changing the dc bias condition of 500 mV. The low-pass filter is used to filter the DAC outputs and remove images when driving a modulator.

Another consideration is that the baseband inputs actually source a current of 240 μA out of each of the four inputs. This current must be taken into account when setting up the dc bias of 500 mV. In the initial example based on [Figure 61](#page-19-3), an error of 12 mV occurs due to the 240 μA current flowing through the 50  $\Omega$  resistor. Analog Devices, Inc., recommends that the accuracy of the dc bias should be 500 mV ±25 mV. It is also important that this 240 μA current have a dc path to ground.

#### <span id="page-20-0"></span>**Optimization**

The carrier feedthrough and the sideband suppression performance of the ADRF6750 can be improved over the numbers specified in [Table 1](#page-2-1) by using the following optimization techniques.

#### **Carrier Feedthrough Nulling**

Carrier feedthrough results from dc offsets that occur between the P and N inputs of each of the differential baseband inputs. Normally these inputs are set to a dc bias of approximately 500 mV.

However, if a dc offset is introduced between the P and N inputs of either or both I and Q inputs, the carrier feedthrough is affected in either a positive or a negative fashion. Note that the dc bias level remains at 500 mV (average P and N level). The I channel offset is often held constant while the Q channel offset is varied until a minimum carrier feedthrough level is obtained. Then, while retaining the new Q channel offset, the I channel offset is adjusted until a new minimum is reached. This is usually performed at a single frequency and, thus, is not optimized over the complete frequency range. Multiple optimizations at different frequencies must be performed to ensure optimum carrier feedthrough across the full frequency range.

#### **Sideband Suppression Nulling**

Sideband suppression results from relative gain and relative phase offsets between the I channel and Q channel and can be optimized through adjustments to those two parameters. Adjusting only one parameter improves the sideband suppression only to a point. For optimum sideband suppression, an iterative adjustment between phase and amplitude is required.

#### **ATTENUATOR**

The digital attenuator consists of six attenuation blocks: 1 dB, 2 dB, 4 dB, 8 dB, and two 16 dB blocks; each is separately controlled. Each attenuation block consists of field effect transistor (FET) switches and resistors that form either a pishaped or a T-shaped attenuator. By controlling the states of the FET switches through the control lines, each attenuation block can be set to the pass state (0 dB) or the attenuation state (n dB). The various combinations of the six blocks provide the attenuation states from 0 dB to 47 dB in 1 dB increments.

#### **VOLTAGE REGULATOR**

The voltage regulator is powered from a 5 V supply that is provided by VCC1 (Pin 11) and produces a 3.3 V nominal regulated output voltage, REGOUT, on Pin 12. This pin must be connected (external to the IC) to the VREG1 through VREG6 package pins.

The regulator output (REGOUT) should be decoupled by a parallel combination of 10 pF and 220 μF capacitors. The 220 μF capacitor, which is recommended for best performance, decouples broadband noise, leading to better phase noise. Each VREGx pin should have the following decoupling capacitors: 100 nF multilayer ceramic with an additional 10 pF in parallel, both placed as close as possible to the DUT power supply pins.

X7R or X5R capacitors are recommended. See the [Evaluation](#page-31-1)  [Board](#page-31-1) section for more information.

#### **EXTERNAL VCO OPERATION**

The ADRF6750 can be operated with an external VCO. This can be useful if the user wants to improve the phase noise performance or extend the frequency range. Note that the external VCO needs to operate at a frequency of 2× LO. To operate the ADRF6750 with an external VCO, follow these steps:

1. Connect the charge pump output (Pin 9) to the loop filter and onward to the external VCO input.

The K<sub>VCO</sub> of the external VCO needs to be taken into account when calculating the loop bandwidth and loop filter components. Note that a 50 kHz loop bandwidth is recommended when using the internal VCO. This takes into account the phase noise performance of the internal VCO. It is possible for an external VCO to provide better phase noise performance and a 50 kHz loop bandwidth may not be optimal in that case. When selecting a loop bandwidth, consider rms jitter, phase noise performance, and acquisition time. ADISimPLL™ can be used to optimize the loop bandwidth with a variety of external VCOs.

2. Connect the output of the external VCO to the TESTLO and TESTLO input pins.

It is likely that a low-pass filter will be needed to filter the output of the external VCO. This is very important if the external VCO has poor second harmonic performance. Second harmonic performance directly impacts sideband suppression performance. For example, −30 dBc second harmonic performance leads to −30 dBc sideband suppression. Both TESTLO and TESTLO need to be dc biased. A dc bias of 1.7 V to 3.3 V is recommended. The REGOUT output provides a 3.3 V output voltage.

- 3. Select external VCO operation by setting the following bits:
	- Set Register  $CR27[3] = 1$ . This bit multiplexes the TESTLO and TESTLO through to the quadrature modulator.
	- Set Register  $CR28[5] = 1$ . This bit powers down the internal VCO and connects the external VCO to the PLL.
- 4. Set the correct polarity for the PFD based on the slope of the K<sub>VCO</sub>. The default is for positive polarity. This bit is accessed by Register CR12[3].

When selecting an external VCO, at times it is difficult to select one with an appropriate frequency range and  $K<sub>VCO</sub>$ . One solution may be the ADF4350, which can function as VCO only with a range of 137.5 MHz to 4.4 GHz. Note that the ADF4350 requires an autocalibration time of 100 μs which directly impacts acquisition time.

### **I 2 C INTERFACE**

The ADRF6750 supports a 2-wire, I<sup>2</sup>C-compatible serial bus that drives multiple peripherals. The serial data (SDA) and serial

<span id="page-21-3"></span>**SCL**

<span id="page-21-2"></span><span id="page-21-1"></span>**SDA**

clock (SCL) inputs carry information between any devices that are connected to the bus. Each slave device is recognized by a unique address. The ADRF6750 has two possible 7-bit slave addresses for both read and write operations. The MSB of the 7-bit slave address is set to 1. Bit 5 of the slave address is set by the CS pin (Pin 27). Bits[4:0] of the slave address are set to all 0s. The slave address consists of the seven MSBs of an 8-bit word. The LSB of the word sets either a read or a write operation (see [Figure 63](#page-21-0)). Logic 1 corresponds to a read operation, whereas Logic 0 corresponds to a write operation.

To control the device on the bus, the following protocol must be followed. The master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high. This indicates that an address/data stream follows. All peripherals respond to the start condition and shift the next eight bits (the 7-bit address and the R/W bit). The bits are transferred from MSB to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as an acknowledge bit. All other devices then withdraw from the bus and maintain an idle condition. During the idle condition, the device monitors the SDA and SCL lines waiting for the start condition and the correct transmitted address. The R/W bit determines the direction of the data. Logic 0 on the LSB of the

first byte indicates that the master writes information to the peripheral. Logic 1 on the LSB of the first byte indicates that the master reads information from the peripheral.

The ADRF6750 acts as a standard slave device on the bus. The data on the SDA pin (Pin 29) is eight bits long, supporting the 7-bit addresses plus the R/W bit. The ADRF6750 has 34 subaddresses to enable the user-accessible internal registers. Therefore, it interprets the first byte as the device address and the second byte as the starting subaddress. Autoincrement mode is supported, which allows data to be read from or written to the starting subaddress and each subsequent address without manually addressing the subsequent subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress register on a one-by-one basis without updating all registers.

Stop and start conditions can be detected at any stage of the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. If an invalid subaddress is issued by the user, the ADRF6750 does not issue an acknowledge and returns to the idle condition. In a no acknowledge condition, the SDA line is not pulled low on the ninth pulse. See [Figure 64](#page-21-1) and [Figure 65](#page-21-2) for sample write and read data transfers, [Figure 66](#page-21-3) for the timing protocol, and [Figure 2](#page-4-1) for a more detailed timing diagram.

<span id="page-21-0"></span>

Figure 66. PC Data Transfer Timing

#### <span id="page-22-0"></span>**SPI INTERFACE**

The ADRF6750 also supports the SPI protocol. The part powers up in I<sup>2</sup>C mode but is not locked in this mode. To stay in I<sup>2</sup>C mode, it is recommended that the user tie the CS line to either 3.3 V or GND, thus disabling SPI mode. It is not possible to lock the I<sup>2</sup>C mode, but it is possible to select and lock the SPI mode.

To select and lock the SPI mode, three pulses must be sent to the CS pin, as shown in [Figure 67](#page-22-1). When the SPI protocol is locked in, it cannot be unlocked while the device is still powered up. To reset the serial interface, the part must be powered down and powered up again.

#### **Serial Interface Selection**

The CS pin controls selection of the I<sup>2</sup>C or SPI interface. [Figure 67](#page-22-1) shows the selection process that is required to lock the SPI mode. To communicate with the part using the SPI protocol, three pulses must be sent to the CS pin. On the third rising edge, the part selects and locks the SPI protocol. Consistent with most SPI standards, the CS pin must be held low during all SPI communication to the part and held high at all other times.

#### **SPI Serial Interface Functionality**

The SPI serial interface of the ADRF6750 consists of the CS, SDI (SDI/SDA), CLK (CLK/SCL), and SDO pins. CS is used to select the device when more than one device is connected to the serial clock and data lines. CLK is used to clock data in and out of the part. The SDI pin is used to write to the registers. The SDO pin is a dedicated output for the read mode. The part operates in slave mode and requires an externally applied serial clock to the CLK pin. The serial interface is designed to allow the part to be interfaced to systems that provide a serial clock that is synchronized to the serial data.

[Figure 68](#page-23-0) shows an example of a write operation to the ADRF6750. Data is clocked into the registers on the rising edge of CLK using a 24-bit write command. The first eight bits represent the write command 0xD4, the next eight bits are the register address, and the final eight bits are the data to be written to the specific register. [Figure 69](#page-23-1) shows an example of a read operation. In this example, a shortened 16-bit write command is first used to select the appropriate register for a read operation, the first eight bits representing the write command 0xD4 and the final eight bits representing the specific register. Then the CS line is pulsed low for a second time to retrieve data from the selected register using a 16-bit read command, the first eight bits representing the read command 0xD5 and the final eight bits representing the contents of the register being read. [Figure 3](#page-5-0) shows the timing for both SPI read and SPI write operations.

<span id="page-22-1"></span>

<span id="page-23-1"></span><span id="page-23-0"></span>

#### <span id="page-24-0"></span>**PROGRAM MODES**

The ADRF6750 has 34 8-bit registers to allow program control of a number of functions. Either an SPI or an I<sup>2</sup>C interface can be used to program the register set. For details about the interfaces and timing, see [Figure 63](#page-21-0) to [Figure 69.](#page-23-1) The registers are documented in [Table 6](#page-26-1) to [Table 24](#page-29-0).

Several settings in the ADRF6750 are double-buffered. These settings include the FRAC value, the INT value, the 5-bit R-divider value, the reference frequency doubler, the R/2 divider, and the charge pump current setting. This means that two events must occur before the part uses a new value for any of the double-buffered settings. First, the new value is latched into the device by writing to the appropriate register. Next, a new write must be performed on Register CR0. When Register CR0 is written, a new PLL acquisition takes place.

For example, updating the fractional value involves a write to Register CR3, Register CR2, Register CR1, and Register CR0. Register CR3 should be written to first, followed by Register CR2 and Register CR1 and, finally, Register CR0. The new acquisition begins after the write to Register CR0. Double buffering ensures that the bits written to do not take effect until after the write to Register CR0.

#### **12-Bit Integer Value**

Register CR7 and Register CR6 program the integer value (INT) of the feedback division factor. The INT value is a 12-bit number whose MSBs are programmed through Register CR7, Bits[3:0]. The LSBs are programmed through Register CR6, Bits[7:0]. The INT value is used in Equation 1 to set the LO frequency. Note that these registers are double-buffered.

#### **25-Bit Fractional Value**

Register CR3 to Register CR0 program the fractional value (FRAC) of the feedback division factor. The FRAC value is a 25-bit number whose MSB is programmed through Register CR3, Bit 0. The LSB is programmed through Register CR0, Bit 0. The FRAC value is used in Equation 1 to set the LO frequency. Note that these registers are double-buffered.

#### **Reference Input Path**

The reference input path consists of a reference frequency doubler, a 5-bit reference divider, and a divide-by-2 function (see [Figure 53](#page-17-2)). The doubler is programmed through Register CR10, Bit 5. The 5-bit divider is enabled by programming Register CR5, Bit 4, and the division ratio is programmed through Register CR10, Bits[4:0]. The R/2 divider is programmed through Register CR10, Bit 6. Note that these registers are double-buffered.

When using a 10 MHz reference input frequency, enable the doubler and disable the 5-bit divider and divide-by-2 to ensure a PFD frequency of 20 MHz. As mentioned in the [Reference](#page-17-3)  [Input Path](#page-17-3) section, making the PFD frequency higher improves the system noise performance.

#### **Charge Pump Current**

Register CR9, Bits[7:4], specify the charge pump current setting. With an R<sub>SET</sub> value of 4.7 kΩ, the maximum charge pump current is 5 mA. The following equation applies:

*ICPmax* = 23.5/*RSET*

The charge pump current has 16 settings from 312.5 μA to 5 mA. For the loop filter that is specified in the application solution, a charge pump current of 2.5 mA (Register CR9[7:4] = 7) gives a loop bandwidth of 50 kHz, which is the recommended loop bandwidth setting.

#### **Transmit Disable Control (TXDIS)**

The transmit disable control (TXDIS) is used to disable the RF output. TXDIS is normally held low. When asserted (brought high), it disables the RF output. Register CR14 is used to control which circuit blocks are powered down when TXDIS is asserted. To meet both the off isolation power specifications and the turn-on/ turn-off settling time specifications, a value of 0x1B should be loaded into Register CR14. This effectively ensures that the attenuator is always enabled when TXDIS is asserted, even if other circuitry is disabled.

#### **Power-Down/Power-Up Control Bits**

The three programmable power-up and power-down control bits are as follows:

- Register CR12, Bit 2. Master power control bit for the PLL, including the VCO. This bit is normally set to a default value of 0 to power up the PLL.
- Register CR27, Bit 2. Controls the LO monitor outputs, LOMONP and LOMONN. The default is 0 when the monitor outputs are powered down. Setting this bit to 1 powers up the monitor outputs to one of −6 dBm, −12 dBm, −18 dBm, or −24 dBm, as controlled by Register CR27, Bits[1:0].
- Register CR29, Bit 0. Controls the quadrature modulator power. The default is 0, which powers down the modulator. Write a 1 to this bit to power up the modulator.

#### **Lock Detect (LDET)**

Lock detect is enabled by setting Register CR23, Bit 4, to 1. Register CR23, Bit 3 sets the number of up/down pulses generated by the PFD before lock detect is declared. The default is 3072 pulses, which is selected when Bit 3 is set to 0. A more aggressive setting of 2048 is selected when Bit 3 is set to 1. This improves the lock detect time by 50 μs. Note, however, that it does not affect the acquisition time to 100 Hz. Register CR23, Bit 2 should be set to 0 for best operation. This bit sets up the PFD up/down pulses to a coarse or low precision setting.

#### **VCO Autocalibration**

The VCO uses an autocalibration technique to select the correct VCO and band, as explained in the [Voltage-Controlled Oscillator](#page-18-4)  [\(VCO\)](#page-18-4) section. Register CR24, Bit 0, controls whether the autocalibration is enabled. For normal operation, autocalibration needs to be enabled. However, if using cumulative frequency steps of 100 kHz or less, autocalibration can be disabled by setting this

bit to 1 and then a new acquisition is initiated by writing to Register CR0.

#### **Attenuator**

The attenuator can be programmed from 0 dB to 47 dB in steps of 1 dB. Control is through Register CR30, Bits[5:0].

#### **Revision Readback**

The revision of the silicon die can be read back via Register CR33.

### <span id="page-26-2"></span><span id="page-26-0"></span>REGISTER MAP **REGISTER MAP SUMMARY**

**Table 6. Register Map Summary** 

<span id="page-26-1"></span>

#### <span id="page-27-0"></span>**REGISTER BIT DESCRIPTIONS**

**Table 7. Register CR0 (Address 0x00), Fractional Word 4** 



1 Double-buffered. Loaded on the write to Register CR0.

#### **Table 8. Register CR1 (Address 0x01), Fractional Word 3**



<sup>1</sup> Double-buffered. Loaded on the write to Register CR0.

#### **Table 9. Register CR2 (Address 0x02), Fractional Word 2**



1 Double-buffered. Loaded on the write to Register CR0.

#### **Table 10. Register CR3 (Address 0x03), Fractional Word 1**



<sup>1</sup> Double-buffered. Loaded on the write to Register CR0.

#### **Table 11. Register CR5 (Address 0x05), 5-Bit Reference Divider Enable**



1 Double-buffered. Loaded on the write to Register CR0.

#### **Table 12. Register CR6 (Address 0x06), Integer Word 2**



1 Double-buffered. Loaded on the write to Register CR0.

#### **Table 13. Register CR7 (Address 0x07), Integer Word 1 and Muxout Control**



1 Double-buffered. Loaded on the write to Register CR0.



**Table 14. Register CR9 (Address 0x09), Charge Pump Current Setting** 

<sup>1</sup> Double-buffered. Loaded on the write to Register CR0.

#### **Table 15. Register CR10 (Address 0x0A), Reference Frequency Control**



1 Double-buffered. Loaded on the write to Register CR0.

#### **Table 16. Register CR12 (Address 0x0C), PLL Power-Up**



#### **Table 17. Register CR14 (Address 0x0E), TXDIS Control**



#### **Table 18. Register CR23 (Address 0x17), Lock Detector Control**





#### **Table 19. Register CR24 (Address 0x18), Autocalibration**

#### **Table 20. Register CR27 (Address 0x1B), LO Monitor Output and External VCO Control**



#### **Table 22. Register CR29 (Address 0x1D), Modulator**



#### **Table 23. Register CR30 (Address 0x1E), Attenuator**



#### <span id="page-29-0"></span>**Table 21. Register CR28 (Address 0x1C), Internal VCO Power-Down**



#### **Table 24. Register CR33 (Address 0x21), Revision Code1**



<sup>1</sup> Read-only register.

### <span id="page-30-0"></span>SUGGESTED POWER-UP SEQUENCE **INITIAL REGISTER WRITE SEQUENCE**

After applying power to the part, perform the initial register write sequence that follows. Note that Register CR33, Register CR32, and Register CR31 are read-only registers. Also note that all writable registers should be written to on power-up. Refer to the [Register Map](#page-26-2) section for more details on all registers.

- 1. Write Register CR30: 0x00. Set attenuator to 0 dB gain.
- 2. Write Register CR29: 0x00. Modulator is powered down. The modulator is powered down by default to ensure that no spurious signals can occur on the RF output when the PLL is carrying out its first acquisition. The modulator should be powered up only when the PLL is locked.
- 3. Write Register CR28: 0x01. Power up the internal VCO. Write 0x21 if using an external VCO.
- 4. Write Register CR27: 0x00. Power down the LO monitor and select the internal VCO. Write 0x08 to select an external VCO.
- 5. Write Register CR26: 0x00. Reserved register.
- 6. Write Register CR25: 0x32. Reserved register.
- <span id="page-30-1"></span>7. Write Register CR24: 0x18. Enable autocalibration.
- 8. Write Register CR23: 0x70. Enable lock detector and choose the recommended lock detect timing.
- 9. Write Register CR22: 0x00. Reserved register.
- 10. Write Register CR21: 0x00. Reserved register.
- 11. Write Register CR20: 0x00. Reserved register.
- 12. Write Register CR19: 0x00. Reserved register.
- 13. Write Register CR18: 0x00. Reserved register.
- 14. Write Register CR17: 0x00. Reserved register.
- 15. Write Register CR16: 0x00. Reserved register.
- 16. Write Register CR15: 0x00. Reserved register.
- 17. Write Register CR14: 0x1B. The attenuator is always enabled, even when TXDIS is asserted.
- 18. Write Register CR13: 0x18. Reserved register.
- 19. Write Register CR12: 0x08. PLL powered up.
- 20. Write Register CR11: 0x00. Reserved register.
- 21. Write Register CR10: 0x21. The reference frequency doubler is enabled, and the 5-bit divider and R/2 divider are bypassed.
- 22. Write Register CR9: 0x70. With the recommended loop filter component values and  $R_{\text{SET}} = 4.7 \text{ k}\Omega$ , as shown in [Figure 71](#page-33-0), the charge pump current is set to 2.5 mA for a loop bandwidth of 50 kHz.
- 23. Write Register CR8: 0x00. Reserved register.
- 24. Write Register CR7: 0x0X. Set according to Equation 1 in the [Theory of Operation](#page-17-4) section. Also sets the MUXOUT pin to tristate.
- 25. Write Register CR6: 0xXX. Set according to Equation 1 in the [Theory of Operation](#page-17-4) section.
- 26. Write Register CR5: 0x00. Disable the 5-bit reference divider.
- 27. Write Register CR4: 0x01. Reserved register.
- 28. Write Register CR3: 0x0X. Set according to Equation 1 in the [Theory of Operation](#page-17-4) section.
- 29. Write Register CR2: 0xXX. Set according to Equation 1 in the [Theory of Operation](#page-17-4) section.
- 30. Write Register CR1: 0xXX. Set according to Equation 1 in the [Theory of Operation](#page-17-4) section.
- 31. Write Register CR0: 0xXX. Set according to Equation 1 in the [Theory of Operation](#page-17-4) section. Register CR0 must be the last register written for all the double-buffered bit writes to take effect.
- 32. Monitor the LDET output or wait 170 μs to ensure that the PLL is locked.
- 33. Write Register CR29: 0x01. Power up modulator. The write to Register CR29 does not need to be followed by a write to Register CR0 because this register is not double-buffered.

#### **Example—Changing the LO Frequency**

Following is an example of how to change the LO frequency after the initialization sequence. Using an example in which the PLL is locked to 1200 MHz, the following conditions apply:

- $f_{\rm PFD} = 20 \text{ MHz}$  (assumed)
- Divide ratio  $N = 60$ , so  $INT = 60$  decimal and  $FRAC = 0$

The INT registers contain the following values: Register CR7 = 0x00 and Register CR6 = 0x3C

The FRAC registers contain the following values: Register CR3 =  $0x00$ , Register CR2 =  $0x00$ , Register  $CR1 = 0x00$ , and Register  $CR0 = 0x00$ 

To change the LO frequency to 1230 MHz, the divide ratio N must be set to 61.5. Therefore, INT must be set to 61 decimal and FRAC must be set to 16777216 by writing to the following registers:

- 1. Set the INT registers as follows: Register  $CR7 = 0x00$ , Register  $CR6 = 0x3D$
- 2. Set the FRAC registers as follows: Register  $CR3 = 0x01$ , Register  $CR2 = 0x00$ , Register  $CR1 = 0x00$ , Register  $CR0 = 0x00$

Note that Register CR0 should be the last write in this sequence. Writing to Register CR0 causes all double-buffered registers to be updated, including the INT and FRAC registers, and starts a new PLL acquisition.

If the cumulative frequency step is 100 kHz or less, the user can turn off autocalibration. This process involves an additional write of 0x19 to Register CR24, resulting in a smoother frequency step and shorter acquisition time.

### <span id="page-31-1"></span><span id="page-31-0"></span>EVALUATION BOARD **GENERAL DESCRIPTION**

This board is designed to allow the user to evaluate the performance of the ADRF6750. It contains the following:

- I/Q modulator with integrated fractional-N PLL and VCO
- SPI and I<sup>2</sup>C interface connectors
- DC biasing and filter circuitry for the baseband inputs
- Low-pass loop filter circuitry
- 10 MHz reference clock
- Circuitry to support differential signaling to the TESTLO inputs, including dc biasing circuitry
- Circuitry to monitor the LOMON outputs
- SMA connectors for power supplies and the RF output

The evaluation board comes with associated software to allow easy programming of the ADRF6750.

#### **HARDWARE DESCRIPTION**

For more information, refer to the circuit diagram in [Figure 71](#page-33-0).

#### **Power Supplies**

An external 5 V supply (DUT +5 V) drives both an on-chip 3.3 V regulator and the quadrature modulator.

The regulator feeds the VREG1 through VREG6 pins on the chip with 3.3 V. These pins power the PLL circuitry.

The external reference clock generator can be driven by a 3 V supply or by a 5 V supply. These supplies can be connected via an SMA connector, VCO +V.

#### **Recommended Decoupling for Supplies**

The external 5 V supply is decoupled initially by a  $10 \mu$ F capacitor and then further by a parallel combination of 100 nF and 10 pF capacitors that are placed as close to the DUT as possible for good local decoupling. The regulator output should be decoupled by a parallel combination of 10 pF and 220 μF capacitors. The 220 μF capacitor decouples broadband noise, which leads to better phase noise and is recommended for best performance. Case Size C 220 μF capacitors are used to minimize area. A parallel combination of 100 nF and 10 pF capacitors should be placed on each VREGx pin. Again, these capacitors are placed as close to the pins as possible. The impedance of all these capacitors should be low and constant across a broad frequency range. Surface-mount multilayered ceramic chip (MLCC) Class II capacitors provide very low ESL and ESR, which assist in decoupling supply noise effectively. They also provide good temperature stability and good aging characteristics. Capacitance also changes vs. applied bias voltage. Larger case sizes have less capacitance change vs. applied bias voltage and also lower ESR but higher ESL. The 0603 size capacitors provide a good compromise. X5R and X7R capacitors are examples of these types of capacitors and are recommended for decoupling.

#### **SPI and I2 C Interface**

The SPI interface connector is a 9-way, D-type connector that can be connected to the printer port of a PC. [Figure 70](#page-31-2) shows the PC cable diagram that must be used with the provided software.

There is also an option to use the  $I^2C$  interface by using the  $I^2C$ receptacle connector. This is a standard I<sup>2</sup>C connector. Pull-up resistors are required on the signal lines. The CS pin can be used to set the slave address of the ADRF6750. CS high sets the slave address to 0x60, and CS low sets the slave address to 0x40.

08201-022



<span id="page-31-2"></span>Figure 70. SPI PC Cable Diagram

#### **Baseband Inputs**

The pair of I and Q baseband inputs are served by SMA inputs so that they can be driven directly from an external generator, which can also provide the dc bias required. An option is provided to supply this dc bias through Connector J1, as well. There is also an option to filter the baseband inputs, although filtering may not be required, depending on the quality of the baseband source.

#### **Loop Filter**

A fourth-order loop filter is provided at the output of the charge pump and is required to adequately filter noise from the  $\Sigma$ - $\Delta$ modulator used in the N-divider. With the charge pump current set to a midscale value of 2.5 mA and using the on-chip VCO, the loop bandwidth is approximately 60 kHz, and the phase margin is 55°. C0G capacitors are recommended for use in the loop filter because they have low dielectric absorption, which is required for fast and accurate settling time. The use of non-C0G capacitors may result in a long tail being introduced into the settling time transient.

#### **Reference Input**

The reference input can be supplied by a 10 MHz Taitien clock generator or by an external clock through the use of Connector J7. The frequency range of the reference input is from 10 MHz to 20 MHz; if the lower frequency clock is used, the on-chip reference frequency doubler should be used to set the PFD frequency to 20 MHz to optimize phase noise performance.

#### **TESTLO Inputs**

These pins are differential test inputs that allow a variety of debug options. On this board, the capability is provided to drive these pins with an external  $2 \times$  LO signal that is then applied to an Anaren balun to provide a differential input signal.

When driving the TESTLO pins, the PLL can be bypassed, and the modulator can be driven directly by this external 2× LO signal.

These inputs also require a dc bias; the following two options are provided:

- A dc bias point of 3.3 V through a series inductor path. A resistor in parallel is provided to de-Q any resonance.
- A dc bias point, which can be varied from 0 V to 3.3 V through a resistor divider network. Note that these resistors should be large in value to ensure that the current drawn is small and that the resistors have little effect on the input resistance.

If these pins are not used, ground them by inserting 0  $\Omega$  resistors in R47 and R54.

#### **LOMON Outputs**

These pins are differential LO monitor outputs that provide a replica of the internal LO frequency at  $1 \times$  LO. The single-ended power in a 50 Ω load can be programmed to −24 dBm, −18 dBm, −12 dBm, or −6 dBm. These open-collector outputs must be terminated to 3.3 V. Because both outputs must be terminated to 50  $Ω$ , options are provided to terminate to 3.3 V using onboard 50  $\Omega$  resistors or by series inductors (or a ferrite bead), in which case the 50  $\Omega$  termination is provided by the measuring instrument. If not used, these outputs should be tied to REGOUT.

#### **CCOMPx Pins**

The CCOMPx pins are internal compensation nodes that must be decoupled to ground with a 100 nF capacitor.

#### **MUXOUT**

MUXOUT is a test output that allows different internal nodes to be monitored. It is a CMOS output stage that requires no termination.

#### **Lock Detect (LDET)**

Lock detect is a CMOS output that indicates the state of the PLL. A high level indicates a locked condition, and a low level indicates a loss of lock condition.

#### **TXDIS**

This input disables the RF output. It can be driven from an external stimulus or simply connected high or low by Jumper J18.

#### **RF Output (RFOUT)**

RFOUT is the RF output of the ADRF6750. RFOUT MOD should be grounded in the user application.



<span id="page-33-0"></span>Figure 71. Applications Circuit Schematic

#### <span id="page-34-0"></span>**PCB ARTWORK**

**Component Placement** 







Figure 73. Evaluation Board, Bottom Side Component Placement



Figure 74. Evaluation Board, Top Side—Layer 1



Figure 75. Evaluation Board, Bottom Side—Layer 4



Figure 76. Evaluation Board, Ground—Layer 2



Figure 77. Evaluation Board Power—Layer 3

#### <span id="page-37-0"></span>**BILL OF MATERIALS**

#### **Table 25. Bill of Materials**



### <span id="page-38-0"></span>OUTLINE DIMENSIONS



#### **ORDERING GUIDE**



<span id="page-38-1"></span> $1 Z =$  RoHS Compliant Part.

### **NOTES**

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

**©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08201-0-4/10(0)** 



www.analog.com

Rev. A | Page 40 of 40



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### **Наши контакты:**

**Телефон:** +7 812 627 14 35

**Электронная почта:** [sales@st-electron.ru](mailto:sales@st-electron.ru)

**Адрес:** 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера Н, помещение 100-Н Офис 331