



VTM[®] Current Multiplier

VTM48MP010x107AA1



Sine Amplitude Converter[™] (SAC[™])

Features

- 45.6 Vdc to 0.95 Vdc 107 A current multiplier
 - Operating from standard 48 V or 24 V PRM[®] regulators
 - Up to 60 Volts DC input
 - K of 1/48 provides up to 107 A DC output current
- High efficiency (>94%) reduces system power consumption
- High density (1119 A/in³)
- Vicor's 1323 ChiP package enables low impedance interconnect to system board
- Provides enable / disable control, internal temperature monitoring, internal current monitoring
- ZVS / ZCS resonant Sine Amplitude Converter topology
- Parallel up to 10 modules

Typical Applications

- Computing and Telecom Systems
 - Optimized for the Intel VR12.0 Processor Specification
- Automated Test Equipment
- High Density Power Supplies
- Communications Systems

Product Ratings

| | |
|--|---------------------------------|
| $V_{IN} = 0 \text{ to } 60 \text{ V}$ | $I_{OUT} = 107 \text{ A (nom)}$ |
| $V_{OUT} = 0 \text{ to } 1.25 \text{ V (no load)}$ | $K = 1/48$ |


Product Description

The Vicor's 1323 ChiP VTM current multiplier is a high efficiency (>94%) Sine Amplitude Converter[™] (SAC[™]) operating from a 0 to 60 Vdc primary bus to deliver a 0 to 1.25 Vdc low voltage output. The Sine Amplitude Converter offers a low AC impedance beyond the bandwidth of most downstream regulators; therefore capacitance normally at the load can be located at the input to the Sine Amplitude Converter. Since the K factor of the VTM48MP010x107AA1 is 1/48, the capacitance value can be reduced by a factor of 2304, resulting in savings of board area, materials and total system cost.

The VTM48MP010x107AA1 is provided in Vicor's 1323 ChiP package compatible with standard pick-and-place assembly processes. The co-molded ChiP package provides enhanced thermal management due to a large thermal interface area and superior thermal conductivity. The high conversion efficiency of the VTM48MP010x107AA1 increases overall system efficiency and lowers operating costs compared to conventional approaches.

The VTM48MP010x107AA1 enables the utilization of Factorized Power Architecture[™] which provides efficiency and size benefits by lowering conversion and distribution losses and promoting high density point of load conversion.

Pin Configuration



Pin Numbering and Descriptions

| Pin Number | Signal Name | Type | Function |
|----------------------------|-------------|---------------------|---|
| A1, A2 C1, C2 E1, E2 | +OUT | OUTPUT POWER | Positive output terminal |
| B1, B2 D1, D2 F1, F2 | -OUT | OUTPUT POWER RETURN | Negative output terminal |
| G1 | EN | INPUT | To disable VTM in system |
| G2 | TM | OUTPUT | Temperature monitor and Power Good Flag |
| H1 | VCC | INPUT | Power train controller supply |
| H2 | CM | OUTPUT | Current monitor |
| I1 | +IN | INPUT POWER | Positive input terminal |
| I2 | -IN | INPUT POWER RETURN | Negative input terminal |

Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

| Parameter | Comments | Min | Max | Unit |
|------------------------------------|------------------|------|-----|-----------------|
| +IN to -IN | | -1.0 | 75 | V _{DC} |
| EN to -IN | | -0.3 | 5.5 | V _{DC} |
| TM to -IN | | -0.3 | 5.5 | V _{DC} |
| VCC to -IN | | -0.3 | 5.5 | V _{DC} |
| CM to -IN | | 0 | 5.5 | V _{DC} |
| +IN / -IN to +OUT / -OUT (hipot) | Non-isolated VTM | | N/A | V _{DC} |
| +IN / -IN to +OUT / -OUT (working) | | | 0.2 | V _{DC} |
| +OUT to -OUT | | -1.0 | 4 | V _{DC} |
| Internal Operating Temperature | T Grade | -40 | 125 | °C |
| Storage Temperature | T Grade | -40 | 125 | °C |

Electrical Specifications

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of -40°C ≤ T_{INT} ≤ 125°C (T-Grade); All other specifications are at T_{INT} = 25°C unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
|---------------------------------|----------------------|---|----------|-------------|-------------|-----------------|
| Powertrain | | | | | | |
| Input voltage range | V _{IN} | VCC applied | 0 | | 60 | V _{dc} |
| V _{IN} slew rate | dV _{IN} /dt | | | | 1000 | V/ms |
| V _{IN} UV turn off | V _{IN_UV} | This protection is disabled for this product | | N/A | N/A | V |
| Total No Load power dissipation | P _{NL} | V _{IN} = 45.6 V | | | 1.3 | W |
| | | V _{IN} = 0 V to 60 V | | | 2.5 | |
| | | V _{IN} = 45.6 V, T _C = 25°C | | 0.98 | 1.2 | |
| | | V _{IN} = 0 V to 60 V, T _C = 25°C | | | 2.0 | |
| Inrush current peak | I _{INRP} | VCC enable, V _{IN} = 45.6 V, C _{OUT} = 64400 µF, R _{LOAD} = 8.10 mΩ (See start up operation V _{CC} applied after input voltage) | | N/A | N/A | A |
| DC input current | I _{IN_DC} | Steady state | | | 2.35 | A |
| Transfer ratio | K | K = V _{OUT} /V _{IN} , I _{OUT} = 0 A | | 1/48 | | V/V |
| Output voltage | V _{OUT} | V _{OUT} = V _{IN} • K - I _{OUT} • R _{OUT} , I _{OUT} = 0 A | 0 | | 1.25 | V |
| Output current (average) | I _{OUT_AVG} | Steady state (See safe operating area) | | | 107 | A |
| Output current (peak) | I _{OUT_PK} | T _{PEAK} ≤ 2 ms, I _{OUT_AVG} < 107 A, transient, duty cycle = 25% | | | 140 | A |
| Output power (average) | P _{OUT_AVG} | I _{OUT_AVG} ≤ 107 A | | | 122 | W |
| Efficiency (ambient) | η _{AMB} | V _{IN} = 45.6 V, I _{OUT} = 107 A | 86.5 | 88.9 | | % |
| | | V _{IN} = 26 V to 60 V, I _{OUT} = 107 A | 76.9 | | | |
| | | V _{IN} = 45.6 V, I _{OUT} = 53.5 A | 91.3 | 93.1 | | |

Electrical Specifications (Cont.)

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \leq T_{\text{INT}} \leq 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INT}} = 25^{\circ}\text{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
|---|------------------------|---|-------------|-------------|--------------|--------------------|
| Powertrain (Cont.) | | | | | | |
| Efficiency (hot) | η_{HOT} | $V_{\text{IN}} = 45.6 \text{ V}$, $T_{\text{C}} = 100^{\circ}\text{C}$, $I_{\text{OUT}} = 107 \text{ A}$ | 84.7 | 86.9 | | % |
| Efficiency (over load range) % | $\eta_{20\%}$ | $21.4 \text{ A} < I_{\text{OUT}} < 107 \text{ A}$ | | 74 | | |
| Output resistance (cold) | $R_{\text{OUT_COLD}}$ | $T_{\text{C}} = -40^{\circ}\text{C}$, $I_{\text{OUT}} = 107 \text{ A}$ | 0.51 | 0.64 | 0.78 | m Ω |
| Output resistance (ambient) | $R_{\text{OUT_AMB}}$ | $T_{\text{C}} = 25^{\circ}\text{C}$, $I_{\text{OUT}} = 107 \text{ A}$ | 0.58 | 0.78 | 0.97 | m Ω |
| Output resistance (hot) | $R_{\text{OUT_HOT}}$ | $T_{\text{C}} = 100^{\circ}\text{C}$, $I_{\text{OUT}} = 107 \text{ A}$ | 0.78 | 0.96 | 1.13 | m Ω |
| Switching frequency | F_{SW} | | 1.38 | 1.47 | 1.56 | MHz |
| Output ripple frequency | $F_{\text{SW_RP}}$ | | 2.76 | 2.94 | 3.12 | MHz |
| Output voltage ripple | $V_{\text{OUT_PP}}$ | $C_{\text{OUT}} = 10000 \mu\text{F}$, $I_{\text{OUT}} = 107 \text{ A}$, $V_{\text{IN}} = 45.6 \text{ V}$, 20 MHz BW | | 10 | 20 | mV |
| Output inductance (parasitic) | $L_{\text{OUT_PAR}}$ | Frequency up to 30 MHz, Simulated leads model | | 270 | | pH |
| Output capacitance (internal) | $C_{\text{OUT_INT}}$ | Effective Value at $0.95 V_{\text{OUT}}$ | | 300 | | μF |
| Output capacitance (external) | C_{OUT} | | | | 64400 | μF |
| Protection | | | | | | |
| Overvoltage lockout | $V_{\text{IN_OVLO+}}$ | This protection is disabled for this product | N/A | N/A | N/A | V |
| Overvoltage lockout response time constant | T_{OVLO} | Effective internal RC filter | | N/A | | μs |
| Output overcurrent trip | I_{OCP} | | N/A | N/A | N/A | A |
| Short circuit protection trip current | I_{SCP} | VTM latches after fault | 260 | | | A |
| Output overcurrent response time constant | T_{OCP} | Effective internal RC filter (Integrative). | | N/A | | ms |
| Short circuit protection response time | T_{SCP} | From detection to cessation of switching (Instantaneous) | | 1 | | μs |
| Thermal shutdown setpoint | $T_{\text{INT_OTP}}$ | | 125 | 130 | 135 | $^{\circ}\text{C}$ |
| Reverse inrush current protection | | Reverse Inrush protection is enabled for this product | | | | |




Figure 1 — Safe thermal operating area





Figure 2 — Safe electrical operating area




Figure 3 — Safe electrical operating area

Signal Characteristics

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \leq T_{\text{INT}} \leq 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INT}} = 25^{\circ}\text{C}$ unless otherwise noted.

| VTM VCC Supply: VCC | | | | | | | | |
|--|--------------|---------------------------------------|-----------------------|--|-------------|----------|-------------|---------------|
| <ul style="list-style-type: none"> Used to wake up powertrain circuit. A minimum of 4.85 V must be applied indefinitely for entire input voltage range to ensure normal operation. | | | | <ul style="list-style-type: none"> PRM® can be used as valid wake-up signal source. VCC voltage must be continuously applied with the limit specified. | | | | |
| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT |
| ANALOG INPUT | Steady | External VCC voltage | $V_{\text{VCC_EXT}}$ | Required for start up, and steady state operation. | 4.85 | | 5.35 | V |
| | | VCC current draw | I_{VCC} | VCC = 4.85 V, $V_{\text{IN}} = 0$ V Fault mode. VCC > 4.85 V | | 88 25 | 115 | mA |
| | Start Up | VCC inrush current | $I_{\text{INR_VCC}}$ | VCC = 5.35 V, $dV_{\text{CC}}/dt = 1000$ V/ms | | | 1 | A |
| | Transitional | VCC to V_{OUT} turn-on delay | T_{ON} | V_{IN} pre-applied, EN floating, VCC enable, $C_{\text{EN}} = 0$ μF , $C_{\text{OUT}} = C_{\text{OUT_EXT(MAX)}}$ | 23 | 28 | 34 | ms |
| | | VCC to EN delay | $T_{\text{VCC_EN}}$ | VCC = 4.85 V to EN high, $V_{\text{IN}} = 0$ V, $dV_{\text{CC}}/dt = 1000$ V/ms | | 0.2 | 0.3 | ms |
| | | Internal VCC capacitance | $C_{\text{VCC_INT}}$ | VCC = 0 V | | 1 | | μF |

| ENABLE: EN | | | | | | | | |
|--|--------------|--------------------------|-------------------------|---|------------|-----|------------|---------------|
| <ul style="list-style-type: none"> The EN pin disables the VTM module. When held below 0.9 V, the VTM module will be disabled. EN pin outputs 4.7 V minimum during normal operation. EN pin is equal to 4.7 V minimum during fault mode given VCC > 4.85 V and floating EN pin. | | | | <ul style="list-style-type: none"> Module will shutdown when pulled low with an impedance less than 400 Ω. | | | | |
| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT |
| ANALOG OUTPUT | Steady | EN voltage | V_{EN} | | 4.7 | 5 | 5.3 | V |
| | | EN source current | $I_{\text{EN_OP}}$ | | | 50 | | μA |
| | Start Up | EN source current | $I_{\text{EN_EN}}$ | | | 50 | | μA |
| DIGITAL INPUT/ OUTPUT | Enable | EN voltage | $V_{\text{EN_EN}}$ | | 0.9 | 1 | 1.1 | V |
| | Disable | EN voltage (disable) | $V_{\text{EN_DIS}}$ | | | | 0.9 | V |
| | | EN resistance (external) | $R_{\text{EN_EXT}}$ | Connected to -IN. Min value to guarantee startup (open circuit OK), EN > 1.5 V | 30 | | | k Ω |
| | Transitional | EN disable time | $T_{\text{EN_DIS_T}}$ | From EN pulled low to VTM stops switching | | 1.2 | | μs |


Signal Characteristics (Cont.)

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \leq T_{\text{INT}} \leq 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INT}} = 25^{\circ}\text{C}$ unless otherwise noted.

| Current Monitor: CM | | | | | | | | |
|---|--------|--------------------------|-----------------------|---|-----|------|------|------------|
| <ul style="list-style-type: none"> The CM pin voltage varies between 0 V and 3.03 V representing the output current within $\pm 20\%$ under all operating line temperature conditions between 0% and 100% load. | | | | <ul style="list-style-type: none"> The CM pin provides a DC analog voltage proportional to the output current of the VTM module. | | | | |
| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT |
| ANALOG OUTPUT | Steady | CM Voltage (No Load) | $V_{\text{CM_NL}}$ | $T_{\text{INT}} = 25^{\circ}\text{C}$, $V_{\text{IN}} = 45.6 \text{ V}$, $I_{\text{OUT}} = 0 \text{ A}$ | 0 | 0.03 | 0.05 | V |
| | | CM Voltage (50%) | $V_{\text{CM_50\%}}$ | $T_{\text{INT}} = 25^{\circ}\text{C}$, $V_{\text{IN}} = 45.6 \text{ V}$, $I_{\text{OUT}} = 53.5 \text{ A}$ | | 1.57 | | V |
| | | CM Voltage (Full Load) | $V_{\text{CM_FL}}$ | $T_{\text{INT}} = 25^{\circ}\text{C}$, $V_{\text{IN}} = 45.6 \text{ V}$, $I_{\text{OUT}} = 107 \text{ A}$ | | 3.03 | | V |
| | | CM Gain | A_{CM} | $T_{\text{INT}} = 25^{\circ}\text{C}$, $V_{\text{IN}} = 45.6 \text{ V}$, $0\% \leq I_{\text{OUT}} \leq 100\%$ | | 30 | | mV/A |
| | | CM Resistance (External) | $R_{\text{CM_EXT}}$ | | 2.5 | | | M Ω |

| Temperature Monitor: TM | | | | | | | | |
|---|--------------|---------------------------|------------------------|---|------|------|------------|---------------|
| <ul style="list-style-type: none"> The TM pin monitors the internal temperature of the VTM controller IC within an accuracy of $\pm 5^{\circ}\text{C}$. Can be used as a "Power Good" flag to verify that the VTM module is operating. | | | | <ul style="list-style-type: none"> The TM pin has a room temperature setpoint of 3 V and approximate gain of 10 mV/K. Output drives Temperature Shutdown comparator | | | | |
| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT |
| ANALOG OUTPUT | Steady | TM voltage | $V_{\text{TM_AMB}}$ | $T_{\text{INT}} \text{ controller} = 27^{\circ}\text{C}$, $I_{\text{TM}} < 100 \mu\text{A}$ | 2.85 | 3 | 3.15 | V |
| | | TM source current | I_{TM} | | | | 100 | μA |
| | | TM gain | A_{TM} | | | 10 | | mV/K |
| | | TM voltage ripple | $V_{\text{TM_PP}}$ | $C_{\text{TM}} = 0 \text{ F}$, $V_{\text{IN}} = 45.6 \text{ V}$, $I_{\text{OUT}} = 107 \text{ A}$ | | 150 | 350 | mV |
| DIGITAL OUTPUT (FAULT FLAG) | Steady | TM disable voltage | $V_{\text{TM_DIS}}$ | PGOOD deasserted | | 0.2 | | V |
| | | TM Enable Source Current | $I_{\text{TM_EN}}$ | $\text{TM} > 1 \text{ V}$ | 20 | | | mA |
| | | TM Fault Sink Current | $I_{\text{TM_FAULT}}$ | $\text{TM} \leq 0.1 \text{ V}$, Fault state | 1 | | | mA |
| | Transitional | TM capacitance (external) | $C_{\text{TM_EXT}}$ | | | | 100 | pF |
| | | TM fault response time | $T_{\text{FR_TM}}$ | From fault detection to TM driven low | | 0.02 | | μs |

Timing Diagram



Application Characteristics

The following values, typical of an application environment, are collected at $T_C = 25^\circ\text{C}$ unless otherwise noted. See associated figures for general trend data.

| ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | TYP | UNIT |
|---------------------------------|------------------|---|------|------------------|
| Total No load power dissipation | P_{NL} | $V_{IN} = 45.6\text{ V}$, VTM enabled | 1.0 | W |
| Efficiency (ambient) | η_{AMB} | $V_{IN} = 45.6\text{ V}$, $I_{OUT} = 107\text{ A}$ | 88.2 | % |
| Efficiency (hot) | η_{HOT} | $V_{IN} = 45.6\text{ V}$, $I_{OUT} = 107\text{ A}$, $T_C = 100^\circ\text{C}$ | 86.0 | % |
| Output resistance (cold) | R_{OUT_COLD} | $V_{IN} = 45.6\text{ V}$, $I_{OUT} = 107\text{ A}$, $T_C = -40^\circ\text{C}$ | 0.72 | $\text{m}\Omega$ |
| Output resistance (ambient) | R_{OUT_AMB} | $V_{IN} = 45.6\text{ V}$, $I_{OUT} = 107\text{ A}$ | 0.85 | $\text{m}\Omega$ |
| Output resistance (hot) | R_{OUT_HOT} | $V_{IN} = 45.6\text{ V}$, $I_{OUT} = 107\text{ A}$, $T_C = 100^\circ\text{C}$ | 1.04 | $\text{m}\Omega$ |
| Output voltage ripple | V_{OUT_PP} | $C_{OUT} = 0\text{ F}$, $I_{OUT} = 107\text{ A}$, $V_{IN} = 45.6\text{ V}$, 20 MHz BW | 130 | mV |
| V_{OUT} transient (positive) | V_{OUT_TRAN+} | $I_{OUT_STEP} = 0\text{ A to } 107\text{ A}$, $V_{IN} = 45.6\text{ V}$, $I_{SLEW} = 25\text{ A}/\mu\text{s}$ | 20 | mV |
| V_{OUT} transient (negative) | V_{OUT_TRAN-} | $I_{OUT_STEP} = 107\text{ A to } 0\text{ A}$, $V_{IN} = 45.6\text{ V}$, $I_{SLEW} = 25\text{ A}/\mu\text{s}$ | 20 | mV |




Figure 4 — Total no load power dissipation vs. input voltage




Figure 5 — Full load efficiency vs. case temperature




Figure 6 — Efficiency and power dissipation at -40°C case temperature




Figure 7 — Efficiency and power dissipation at 25°C case temperature

Application Characteristics (Cont.)

The following values, typical of an application environment, are collected at $T_C = 25^\circ\text{C}$ unless otherwise noted. See associated figures for general trend data.




Figure 8 — Efficiency and power dissipation at 100°C case temperature




Figure 9 — Output resistance (R_{OUT}) vs. case temperature at 45.6 V nominal input voltage




Figure 10 — Output voltage ripple (V_{RIPPLE}) vs. Load (I_{OUT}); No external C_{OUT} .




Figure 11 — Full load ripple, 100 μF C_{IN} ; No external C_{OUT} .




Figure 12 — Start up from application of V_{IN} ; V_{CC} pre-applied $C_{OUT} = 10000 \mu\text{F}$




Figure 13 — Start up from application of V_{CC} ; V_{IN} pre-applied $C_{OUT} = 10000 \mu\text{F}$

Application Characteristics (Cont.)

The following values, typical of an application environment, are collected at $T_C = 25^\circ\text{C}$ unless otherwise noted. See associated figures for general trend data.




Figure 14 — 0 A – 107 A transient response:
 $C_{IN} = 100\ \mu\text{F}$, no external C_{OUT}




Figure 15 — 107 A – 0 A transient response:
 $C_{IN} = 100\ \mu\text{F}$, no external C_{OUT}




Figure 16 — CM voltage vs. load current at 45.6 V nominal input voltage




Figure 17 — CM voltage vs. load current at 25°C case temperature




Figure 18 — 107 A Full load CM voltage vs. case temperature (T_{CASE})

General Characteristics

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \leq T_{\text{INT}} \leq 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INT}} = 25^{\circ}\text{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
|---|------------------------|---|-----------------|-----------------|-----------------|-----------|
| | | | | | | |
| | | Mechanical | | | | |
| Length | L | | 22.37 / [0.881] | 22.50 / [0.886] | 22.63 / [0.891] | mm/[in] |
| Width | W | | 15.09 / [0.594] | 15.47 / [0.609] | 15.85 / [0.624] | mm/[in] |
| Height | H | | 4.45 / [0.175] | 4.50 / [0.177] | 4.55 / [0.179] | mm/[in] |
| Volume | Vol | No heat sink | | 1.57 / [0.096] | | cm³/[in³] |
| Weight | W | | | 5.8 / [0.205] | | g/[oz] |
| Lead finish | | Nickel | 0.51 | | 2.03 | μm |
| | | Palladium | 0.02 | | 0.15 | |
| | | Gold | 0.003 | | 0.051 | |
| | | | | | | |
| | | Thermal | | | | |
| Operating temperature | T _{INT} | T-Grade | -40 | | 125 | °C |
| Thermal resistance top side | ϕ _{INT-TOP} | Estimated thermal resistance to maximum temperature internal component from isothermal top | | 3.7 | | °C/W |
| Thermal resistance leads | ϕ _{INT-LEADS} | Estimated thermal resistance to maximum temperature internal component from isothermal leads | | 2.5 | | °C/W |
| Thermal resistance bottom side | ϕ _{INT-BELLY} | Estimated thermal resistance to maximum temperature internal component from isothermal bottom | | 3.3 | | °C/W |
| Thermal capacity | | | | 4.25 | | Ws/°C |
| | | | | | | |
| | | Assembly | | | | |
| Peak compressive force applied to case (Z-axis) | | Supported by leads only | | | 5 | lbs |
| | | | | | 9.27 | lbs/in² |
| Storage temperature | T _{ST} | T-Grade | -40 | | 125 | °C |
| ESD withstand | ESD _{HBM} | Human Body Model, "JEDEC JESD 22-A114C.01 " | 2000 | | | Vdc |
| | ESD _{CDM} | Charge Device Model, "JEDEC JESD 22-C101-C " | 500 | | | |
| | | | | | | |
| Soldering | | | | | | |
| Peak temperature during reflow | | MSL TBD | | 245 | °C | |

General Characteristics (Cont.)

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \leq T_{\text{INT}} \leq 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INT}} = 25^{\circ}\text{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
|------------------------------|----------------------|---|------------|------|-----|---------------|
| | | | | | | |
| | | Safety | | | | |
| Isolation voltage (hipot) | V_{HIPOT} | Non isolated VTM | N/A | | | |
| Isolation capacitance | $C_{\text{IN_OUT}}$ | Unpowered unit | | 0.22 | | μF |
| Isolation resistance | $R_{\text{IN_OUT}}$ | | | 1 | | Ω |
| MTBF | | MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile | | 3.79 | | MHrs |
| | | Telcordia Issue 2 - Method I Case III; Ground Benign, Controlled | | 8.82 | | MHrs |
| Agency approvals / standards | | cTUVus | | | | |
| | | cURus | | | | |
| | | CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable | | | | |

Using the Control Signals VCC, EN, TM, CM

VCC: The VTM VCC Supply

This pin is an input pin which powers the internal VCC circuit within the specified voltage range of 4.85 V to 5.35 V. This voltage is required for VTM current multiplier start up and must be applied for entire input voltage range.

Some additional notes on the using the VCC pin:

- The VCC voltage must be applied indefinitely allowing for continuous operation for entire input voltage range of VTM.
- The fault response of the VTM module is latching. Recycle of input voltage in presence of VCC is required in order to restart the unit, provided the EN pin is floating.

EN: ENABLE

This pin can be used to accomplish the following functions:

- Output disable: EN pin can be actively pulled down in order to disable the module. Pull down impedance shall be lower than 400 Ω .
- EN pulled low of VTM module is latching. Recycle of input voltage in presence of VCC is required in order to restart the unit, provided the EN pin is floating.

TM: Temperature Monitor

This pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- Monitor the control IC temperature: The temperature in Kelvin is equal to the voltage on the TM pin scaled by 100. (i.e. 3.0 V = 300 K = 27°C). If a heat sink is applied, TM can be used to thermally protect the system.
- Fault detection flag: The TM voltage source is internally turned off as soon as a fault is detected. For system monitoring purposes (microcontroller interface) faults are detected on falling edges of TM signal.

CM: Current Monitor

This pin provides a voltage proportional to the output current of the VTM module. The nominal voltage will vary between 0.03 V and 3.03 V over the output current range of the VTM module (See Figures 16 - 18). The accuracy of the CM pin will be within ($\pm 20\%$) under all line and temperature conditions between 0% and 100% load.

Start Up Behavior

Depending on the sequencing of the VCC with respect to the input voltage, the behavior during start-up will vary as follows:

- **Normal start up operation (VCC applied prior to Input voltage):** In this case the controller is active prior to ramping the input voltage. In this mode of operation, EN signal and CM signal appear when VCC crosses its under-voltage point. TM signal appearance is delayed by about T_{ON} time from EN signal. CM signal goes to 0 V when TM signal appears with no input voltage applied. It is recommended to apply the input voltage after TM signal appearance. When the input voltage is applied, the VTM module output voltage will track the input (See Figure 12). The inrush current is determined by the input voltage rate of rise, input and output capacitance. If the VCC voltage is removed prior to the input reaching 0 V, the VTM may shut down. This mode of operation is recommended when this VTM operates with upstream regulator such as PRM. Timing diagram shows the power up sequence for such mode of operation.
- **Start up operation (VCC applied after Input voltage. *It is not recommended to start up the VTM in this order*):** In this case the VTM module output will begin to rise upon the application of the VCC voltage (See Figure 13). However, the Adaptive Soft Start Circuit is disabled internal to VTM and start-up current will be unlimited. When VCC applied, EN and CM signal appear after VCC crosses its under-voltage point. TM and output voltage signal appear after delay of T_{ON} time with respect to EN signal. In this mode of start-up, input voltage is applied prior to VCC. So input capacitance is already charged prior to VCC applied. When VCC applied, VTM powertrain generates the output voltage and charges the output capacitance. In this mode of operation inrush is due to the output capacitance. The following diagram shows the power up sequence for such mode of operation. This product requires an external soft start circuit to limit inrush current in this mode of operation. This product does not support the auto-restart feature in fault conditions.





Figure 19 — VCC applied after Input Voltage

VTM Module Block Diagram



Sine Amplitude Converter™ Point of Load Conversion




Figure 20 — VI Chip® product AC model

The Sine Amplitude Converter (SAC™) uses a high frequency resonant tank to move energy from input to output. (The resonant tank is formed by Cr and leakage inductance Lr in the power transformer windings as shown in the VTM Module Block Diagram). The resonant LC tank, operated at high frequency, is amplitude modulated as a function of input voltage and output current. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving power density.

The VTM48MP010x107AA1 SAC can be simplified into the following model:

At no load:

$$V_{OUT} = V_{IN} \cdot K \quad (1)$$

K represents the “turns ratio” of the SAC.

Rearranging Eq (1):

$$K = \frac{V_{OUT}}{V_{IN}} \quad (2)$$

In the presence of load, V_{OUT} is represented by:


$$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R_{OUT} \quad (3)$$

and I_{OUT} is represented by:

$$I_{OUT} = \frac{I_{IN} - I_Q}{K} \quad (4)$$

R_{OUT} represents the impedance of the SAC, and is a function of the $R_{DS(on)}$ of the input and output MOSFETs and the winding resistance of the power transformer. I_Q represents the quiescent current of the SAC control and gate drive circuitry.

The use of DC voltage transformation provides additional interesting attributes. Assuming that $R_{OUT} = 0 \Omega$ and $I_Q = 0 A$, Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with V_{IN} as shown in Figure 21.

Figure 21 — $K = 1/48$ Sine Amplitude Converter with series input resistor

The relationship between V_{IN} and V_{OUT} becomes:

$$V_{OUT} = (V_{IN} - I_{IN} \cdot R_{IN}) \cdot K \quad (5)$$

Substituting the simplified version of Eq. (4)

(I_Q is assumed = 0 A) into Eq. (5) yields:

$$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R_{IN} \cdot K^2 \quad (6)$$

This is similar in form to Eq. (3), where R_{OUT} is used to represent the characteristic impedance of the SAC™. However, in this case a real R on the input side of the SAC is effectively scaled by K^2 with respect to the output.

Assuming that $R = 1\ \Omega$, the effective R as seen from the secondary side is $0.43\ m\Omega$, with $K = 1/48$ as shown in Figure 21.

A similar exercise should be performed with the addition of a capacitor or shunt impedance at the input to the SAC.

A switch in series with V_{IN} is added to the circuit. This is depicted in Figure 22.




Figure 22 — Sine Amplitude Converter™ with input capacitor

A change in V_{IN} with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{IN}}{dt} \quad (7)$$

Assume that with the capacitor charged to V_{IN} , the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_C = I_{OUT} \cdot K \quad (8)$$

Substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{OUT} = \frac{C}{K^2} \cdot \frac{dV_{OUT}}{dt} \quad (9)$$

The equation in terms of the output has yielded a K^2 scaling factor for C, specified in the denominator of the equation.

A K factor less than unity, results in an effectively larger capacitance on the output when expressed in terms of the input. With a $K = 1/48$ as shown in Figure 22, $C = 1\ \mu F$ would appear as $C = 2304\ \mu F$ when viewed from the output.

Low impedance is a key requirement for powering a high-current, low voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e. well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the VTM module are:

- No load power dissipation (P_{NL}): defined as the power used to power up the module with an enabled powertrain at no load. It includes the components due to input voltage and VCC voltage.
- Resistive loss (R_{OUT}): refers to the power loss across the VTM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{NL} + P_{ROUT} \quad (10)$$

Therefore,

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{ROUT} \quad (11)$$

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{P_{IN} - P_{NL} - P_{ROUT}}{P_{IN}} \quad (12)$$

$$= \frac{V_{IN} \cdot I_{IN} - P_{NL} - (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}}$$

$$= 1 - \left(\frac{P_{NL} + (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}} \right)$$

Input and Output Filter Design

A major advantage of a SAC™ system versus a conventional PWM converter is that the former does not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving high power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

- Guarantee low source impedance:

To take full advantage of the VTM current multiplier dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. Input capacitance may be added to improve transient performance or compensate for high source impedance.
- Further reduce input and/or output voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the VTM module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the VTM module multiplied by its K factor.
- Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures:

The module input/output voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even when disabled, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it.

The VI Chip® module input/output voltage ranges must not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it.

Capacitive Filtering Considerations for a Sine Amplitude Converter™

It is important to consider the impact of adding input and output capacitance to a Sine Amplitude Converter on the system as a whole. Both the capacitance value and the effective impedance of the capacitor must be considered.

A Sine Amplitude Converter has a DC Rout value which has already been discussed. The AC Rout of the SAC contains several terms:

- Resonant tank impedance
- Input lead inductance and internal capacitance
- Output lead inductance and internal capacitance

The values of these terms are shown in the behavioral mode. It is important to note on which side of the transformer these impedances appear and how they reflect across the transformer given the K factor.

The overall AC impedance varies from model to model. For most models it is dominated by DC Rout value from DC to beyond 500 KHz. The behavioral model should be used to approximate the AC impedance of the specific model.

Any capacitors placed at the output of the VTM reflect back to the input of the VTM module by the square of the K factor (Eq. 9) with the impedance of the VTM module appearing in series. It is very important to keep this in mind when using a PRM® regulator to power the VTM module. Most PRM modules have a limit on the maximum amount of capacitance that can be applied to the output. This capacitance includes both the PRM output capacitance and the VTM module output capacitance reflected back to the input. In PRM remote sense applications, it is important to consider the reflected value of VTM module output capacitance when designing and compensating the PRM control loop.

Capacitance placed at the input of the VTM module appear to the load reflected by the K factor with the impedance of the VTM module in series. In step-down ratios, the effective capacitance is increased by the K factor. The effective ESR of the capacitor is decreased by the square of the K factor, but the impedance of the module appears in series. Still, in most step-down VTM modules an electrolytic capacitor placed at the input of the module will have a lower effective impedance compared to an electrolytic capacitor placed at the output. This is important to consider when placing capacitors at the output of the module. Even though the capacitor may be placed at the output, the majority of the AC current will be sourced from the lower impedance, which in most cases will be the module. This should be studied carefully in any system design using a module. In most cases, it should be clear that electrolytic output capacitors are not necessary to design a stable, well-bypassed system.

Current Sharing

The SAC™ topology bases its performance on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal current multiplier with some resistive drop and positive temperature coefficient.

This type of characteristic is close to the impedance characteristic of a DC power distribution system, both in behavior (AC dynamic) and absolute value (DC dynamic).

When connected in an array with the same K factor, the VTM module will inherently share the load current (typically 5%) with parallel units according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide the PCB layout as symmetric as possible.
- Apply same input / output filters (if present) to each unit.

For further details see [AN:016 Using BCM® Bus Converters in High Power Arrays](#).




Figure 23 — VTM current multiplier array

Fuse Selection

In order to provide flexibility in configuring power systems VI Chip® products are not internally fused. Input line fusing of VI Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of VTM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I^2t

Reverse Inrush Current Protection

The VTM48MP010x107AA1 provides reverse inrush protection which prevents reverse current flow until the input voltage is high enough to first establish current flow in the forward direction. In the event that there is a DC voltage present on the output before the VTM module is powered up, this feature protects sensitive loads from excessive dV/dt during power up as shown in Figure 24.

If a voltage is present at the output of the VTM module which satisfies the condition $V_{out} > V_{in} \cdot K$ after a successful power up the energy will be transferred from secondary to primary. The input to output ratio of the VTM module will be maintained. The VTM module will continue to operate in reverse as long as the input and output voltages are within the specified range. The VTM48MP010x107AA1 has not been qualified for continuous reverse operation.




Figure 24 — Reverse inrush protection

Thermal Considerations

The ChiP package provides a high degree of flexibility in that it presents three pathways to remove heat from internal power dissipating components. Heat may be removed from the top surface, the bottom surface and the leads. The extent to which these three surfaces are cooled is a key component for determining the maximum power that is available from a ChiP.

Since the ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a real thermal solution. Given that there are three pathways to remove heat from the ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 25 shows the “thermal circuit” for a 1323 ChiP VTM in an application where the top, bottom, and leads are cooled. In this case, the VTM power dissipation is PD_{TOTAL} and the three surface temperatures are represented as T_{CASE_TOP} , T_{CASE_BOTTOM} , and T_{LEADS} . This thermal system can now be very easily analyzed using a SPICE simulator with simple resistors, voltage sources, and a current source. The results of the simulation would provide an estimate of heat flow through the various pathways as well as internal temperature.




Figure 25 — Double side cooling and leads thermal model

Alternatively, equations can be written around this circuit and analyzed algebraically:

$$T_{INT} - PD_1 \cdot 3.7 = T_{CASE_TOP}$$

$$T_{INT} - PD_2 \cdot 3.3 = T_{CASE_BOTTOM}$$

$$T_{INT} - PD_3 \cdot 2.5 = T_{LEADS}$$

$$PD_{TOTAL} = PD_1 + PD_2 + PD_3$$

Where T_{INT} represents the internal temperature and PD_1 , PD_2 , and PD_3 represent the heat flow through the top side, bottom side, and leads respectively.




Figure 26 — One side cooling and leads thermal model

Figure 26 shows a scenario where there is no bottom side cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$T_{INT} - PD_1 \cdot 3.7 = T_{CASE_TOP}$$

$$T_{INT} - PD_3 \cdot 2.5 = T_{LEADS}$$

$$PD_{TOTAL} = PD_1 + PD_3$$




Figure 27 — One side cooling thermal model

Figure 27 shows a scenario where there is no bottom side and leads cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:


$$T_{INT} - PD_1 \cdot 3.7 = T_{CASE_TOP}$$

$$PD_{TOTAL} = PD_1$$

Please note that Vicor has a suite of online tools, including a simulator and thermal estimator which greatly simplify the task of determining whether or not a VTM thermal configuration is valid for a given condition. These tools can be found at:

<http://www.vicorpower.com/powerbench>.

Product Outline Drawing and Recommended Land Pattern - Through Hole



Revision History

| Revision | Date | Description | Page Number(s) |
|----------|----------|--|----------------------------|
| 1.0 | 04/25/14 | Initial Release | n/a |
| 1.1 | 08/29/14 | Typical Application and Timing Diagram | 2 & 9 |
| 1.2 | 10/24/14 | Updated standard product model | 1, 2, 3, 13, 23 |
| 1.3 | 05/18/15 | Updated Figure 1 | 6 |
| 1.4 | 08/12/15 | Absolute Max Rating; +IN to IN; Max | 4 |

Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Vicor's Standard Terms and Conditions

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

Product Warranty

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers:

5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,145,186; 7,166,898; 7,187,263; 7,202,646; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

Vicor Corporation

25 Frontage Road
Andover, MA, USA 01810
Tel: 800-735-6200
Fax: 978-475-6715

email

Customer Service: custserv@vicorpower.com

Technical Support: apps@vicorpower.com



**Стандарт
Электрон
Связь**

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научно-исследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,
Промышленная ул, дом № 19, литера Н,
помещение 100-Н Офис 331