

# PIC16F193X/LF193X Data Sheet

28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver and nanoWatt XLP Technology

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## 28/40/44-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver with nanoWatt XLP Technology

#### **Devices Included In This Data Sheet:**

#### PIC16F193X Devices:

PIC16F1933
PIC16F1936
PIC16F1937
PIC16F1938
PIC16F1939

#### PIC16LF193X Devices:

PIC16LF1933
 PIC16LF1934
 PIC16LF1937
 PIC16LF1938
 PIC16LF1939

### **High-Performance RISC CPU:**

- · Only 49 Instructions to Learn:
  - All single-cycle instructions except branches
- · Operating Speed:
  - DC 32 MHz oscillator/clock input
  - DC 125 ns instruction cycle
- Up to 16K x 14 Words of Flash Program Memory
- Up to 1024 Bytes of Data Memory (RAM)
- · Interrupt Capability with automatic context saving
- 16-Level Deep Hardware Stack
- · Direct, Indirect and Relative Addressing modes
- Processor Read Access to Program Memory
- Pinout Compatible to other 28/40-pin PIC16CXXX and PIC16FXXX Microcontrollers

### **Special Microcontroller Features:**

- · Precision Internal Oscillator:
  - Factory calibrated to ±1%, typical
  - Software selectable frequency range from 32 MHz to 31 kHz
- · Power-Saving Sleep mode
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- · Brown-out Reset (BOR)
  - Selectable between two trip points
  - Disable in Sleep option
- · Multiplexed Master Clear with Pull-up/Input Pin
- · Programmable Code Protection
- · High Endurance Flash/EEPROM cell:
  - 100,000 write Flash endurance
  - 1,000,000 write EEPROM endurance
  - Flash/Data EEPROM retention: > 40 years
- · Wide Operating Voltage Range:
  - 1.8V-5.5V (PIC16F193X)
  - 1.8V-3.6V (PIC16LF193X)

#### PIC16LF193X Low-Power Features:

- · Standby Current:
  - 60 nA @ 1.8V, typical
- · Operating Current:
  - 7.0 μA @ 32 kHz, 1.8V, typical (PIC16LF193X)
  - 150 μA @ 1 MHz, 1.8V, typical (PIC16LF193X)
- Timer1 Oscillator Current:
  - 600 nA @ 32 kHz, 1.8V, typical
- Low-Power Watchdog Timer Current:
  - 500 nA @ 1.8V, typical (PIC16LF193X)

### **Peripheral Features:**

- Up to 35 I/O Pins and 1 Input-only pin:
  - High-current source/sink for direct LED drive
  - Individually programmable Interrupt-on-pin change pins
  - Individually programmable weak pull-ups
- · Integrated LCD Controller:
  - Up to 96 segments
  - Variable clock input
  - Contrast control
  - Internal voltage reference selections
- Capacitive Sensing Module (mTouch™)
  - Up to 16 selectable channels
- A/D Converter:
  - 10-bit resolution and up to 14 channels
  - Selectable 1.024/2.048/4.096V voltage reference
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1
  - Dedicated low-power 32 kHz oscillator driver
  - 16-bit timer/counter with prescaler
  - External Gate Input mode with toggle and single shot modes
  - Interrupt-on-gate completion
- Timer2, 4, 6: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Two Capture, Compare, PWM Modules (CCP)
  - 16-bit Capture, max. resolution 125 ns
  - 16-bit Compare, max, resolution 125 ns
  - 10-bit PWM, max. frequency 31.25 kHz
- Three Enhanced Capture, Compare, PWM modules (ECCP)
  - 3 PWM time-base options
  - Auto-shutdown and auto-restart
  - PWM steering
  - Programmable Dead-band Delay

### Peripheral Features (Continued):


- Master Synchronous Serial Port (MSSP) with SPI and I<sup>2</sup>C™ with:
  - 7-bit address masking
  - SMBUS/PMBUS™ compatibility
  - Auto-wake-up on start
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)
  - RS-232, RS-485 and LIN compatible
  - Auto-Baud Detect
- SR Latch (555 Timer):
  - Multiple Set/Reset input options
  - Emulates 555 Timer applications
- · 2 Comparators:
  - Rail-to-rail inputs/outputs
  - Power mode control
  - Software enable hysteresis
- · Voltage Reference module:
  - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
  - 5-bit rail-to-rail resistive DAC with positive
  - and negative reference selection

### PIC16F193X/LF193X Family Types

Device	Program Memory Flash (words)	Data EEPROM (bytes)	SRAM (bytes)	l/o's	10-bit A/D (ch)	CapSense (ch)	Comparators	Timers 8/16-bit	EUSART	l²C™/SPI	ECCP	CCP	ГСБ
PIC16F1933 PIC16LF1933	4096	256	256	25	11	8	2	4/1	Yes	Yes	3	2	16 <sup>(1)</sup> /4
PIC16F1934 PIC16LF1934	4096	256	256	36	14	16	2	4/1	Yes	Yes	3	2	24/4
PIC16F1936 PIC16LF1936	8192	256	512	25	11	8	2	4/1	Yes	Yes	3	2	16 <sup>(1)</sup> /4
PIC16F1937 PIC16LF1937	8192	256	512	36	14	16	2	4/1	Yes	Yes	3	2	24/4
PIC16F1938 PIC16LF1938	16384	256	1024	25	11	8	2	4/1	Yes	Yes	3	2	16 <sup>(1)</sup> /4
PIC16F1939 PIC16LF1939	16384	256	1024	36	14	16	2	4/1	Yes	Yes	3	2	24/4

Note 1: COM3 and SEG15 share the same physical pin on PIC16F1933/1936/1938/PIC16LF1933/1936/1938, therefore, SEG15 is not available when using 1/4 multiplex displays.

### Pin Diagram - 28-Pin SPDIP/SOIC/SSOP (PIC16F1933/1936/1938, PIC16LF1933/1936/1938)



### Pin Diagram - 28-Pin QFN/UQFN (PIC16F1933/1936/1938, PIC16LF1933/1936/1938)





TABLE 1: 28-PIN SUMMARY (PIC16F1933/1936/1938, PIC16LF1933/1936/1938)

						~ (i i			, 1000, 1 1						
0/1	28-Pin SIP	28-Pin QFN/UQFN	ANSEL	A/D	Cap Sense	Comparator	SR Latch	Timers	CCP	EUSART	MSSP	ГСБ	Interrupt	Pull-up	Basic
RA0	2	27	Y	AN0	_	C12IN0-/ C2OUT <sup>(1)</sup>	SRNQ <sup>(1)</sup>		_	_	SS <sup>(1)</sup>	SEG12	_	1	VCAP <sup>(2)</sup>
RA1	3	28	Υ	AN1	_	C12IN1-	_	_	_	_	_	SEG7	_	_	_
RA2	4	1	Υ	AN2/ VREF-	-	C2IN+/ DACOUT	1		_	_	_	COM2	1	-	-
RA3	5	2	Υ	AN3/ VREF+	_	C1IN+			_	_	_	SEG15/ COM3	_	_	_
RA4	6	3	Y	_	CPS6	C10UT	SRQ	T0CKI	CCP5	_	_	SEG4	_	_	_
RA5	7	4	Υ	AN4	CPS7	C2OUT <sup>(1)</sup>	SRNQ <sup>(1)</sup>	_	_	_	SS <sup>(1)</sup>	SEG5	l	_	VCAP <sup>(2)</sup>
RA6	10	7	ı	-		_	-	-	_	_	_	SEG1	1		OSC2/ CLKOUT <sub>VCAP</sub> (2)
RA7	9	6	-		-	_	ı	-	_	_	_	SEG2	ı		OSC1/ CLKIN
RB0	21	18	Υ	AN12	CPS0	_	SRI	1	CCP4	_	_	SEG0	INT/ IOC	Y	1
RB1	22	19	Υ	AN10	CPS1	C12IN3-	_	_	P1C	_	_	VLCD1	IOC	Υ	_
RB2	23	20	Υ	AN8	CPS2	_	1	1	P1B	_	_	VLCD2	IOC	Υ	
RB3	24	21	Υ	AN9	CPS3	C12IN2-	ı	l	CCP2 <sup>(1)</sup> / P2A <sup>(1)</sup>	_	_	VLCD3	IOC	Y	
RB4	25	22	Υ	AN11	CPS4	_	1	1	P1D	_	_	COM0	IOC	Υ	
RB5	26	23	Y	AN13	CPS5	_	_	T1G <sup>(1)</sup>	P2B <sup>(1)</sup> CCP3 <sup>(1)</sup> / P3A <sup>(1)</sup>	_	_	COM1	IOC	Y	_
RB6	27	24	1		-	_	1		_	_	_	SEG14	IOC	Y	ICSPCLK/ ICDCLK
RB7	28	25	_	_	_	_			_	_	_	SEG13	IOC	Y	ICSPDAT/ ICDDAT
RC0	11	8	-	_	_	_	_	T10SO/ T1CKI	P2B <sup>(1)</sup>	_	_	_	_	_	_
RC1	12	9	_	_	_	_		T10SI	CCP2 <sup>(1)</sup> / P2A <sup>(1)</sup>	_	_	_	_	_	_
RC2	13	10	_	_	_	_	_	_	CCP1/ P1A	_	_	SEG3	_	_	_
RC3	14	11	l	_	_	_	_	_	_	_	SCK/SCL	SEG6		_	
RC4	15	12	_	_		_	_	T1G <sup>(1)</sup>		_	SDI/SDA	SEG11	_		_
RC5	16	13			_	_				_	SDO	SEG10			_
RC6	17	14	_	_	_	_	_	_	CCP3 <sup>(1)</sup> P3A <sup>(1)</sup>	TX/CK	_	SEG9	_	_	
RC7	18	15	_	_	_	_	_	-	P3B	RX/DT	_	SEG8	I	_	_
RE3	1	26	_				_	_				_	_	Υ	MCLR/VPP
VDD	20	17	_	_		_	_	_	_	_	_	_		_	VDD
Vss	8, 19	5, 16	_	_	_	_	_	_	_	_	_	_	_	_	Vss


Note 1: Pin functions can be moved using the APFCON register.

2: PIC16F193X devices only.

### Pin Diagram - 40-Pin PDIP (PIC16F1934/1937/1939, PIC16LF1934/1937/1939)



### Pin Diagram - 44-Pin QFN (PIC16F1934/1937/1939, PIC16LF1934/1937/1939)



© 2009 Microchip Technology Inc. Preliminary DS41364D-page 9

### Pin Diagram - 44-Pin TQFP (PIC16F1934/1937/1939, PIC16LF1934/1937/1939)




TABLE 2: 40/44-PIN SUMMARY(PIC16F1934/1937/1939, PIC16LF1934/1937/1939)

							`						.,,			
<u>S</u>	40-Pin PDIP	44-Pin TQFP	44-Pin QFN	ANSEL	A/D	Cap Sense	Comparator	SR Latch	Timers	CCP	EUSART	MSSP	ГСБ	Interrupt	Pull-up	Basic
RA0	2	19	19	Y	AN0		C12IN0-/ C2OUT <sup>(1)</sup>	SRNQ <sup>(1)</sup>		_	_	SS <sup>(1)</sup>	SEG12	1	I	VCAP
RA1	3	20	20	Υ	AN1	_	C12IN1-	-	_	_	_	_	SEG7	-	-	_
RA2	4	21	21	Y	AN2/ VREF-	_	C2IN+/ DACOUT	_	_	_	_	_	COM2		_	_
RA3	5	22	22	Y	AN3/ VREF+		C1IN+				_	_	SEG15		_	_
RA4	6	23	23	Υ	_	CPS6	C1OUT	SRQ	T0CKI		_	_	SEG4	_	_	_
RA5	7	24	24	Υ	AN4	CPS7	C2OUT <sup>(1)</sup>	SRNQ <sup>(1)</sup>	_	_	_	SS <sup>(1)</sup>	SEG5	_	1	VCAP
RA6	14	31	33	_	_		ı	1		1	_	_	SEG1		ı	OSC2/ CLKOUT VCAP
RA7	13	30	32	_	_	-					_	_	SEG2	-	ı	OSC1/ CLKIN
RB0	33	8	9	Y	AN12	CPS0	ı	SRI	1	-	_	_	SEG0	INT/ IOC	Y	_
RB1	34	9	10	Υ	AN10	CPS1	C12IN3-	_	_	_	_	_	VLCD1	IOC	Υ	_
RB2	35	10	11	Υ	AN8	CPS2	1	_	-	-	_	_	VLCD2	IOC	Υ	_
RB3	36	11	12	Y	AN9	CPS3	C12IN2-		1	CCP2 <sup>(1)</sup> / P2A <sup>(1)</sup>	_	_	VLCD3	IOC	Y	_
RB4	37	14	14	Υ	AN11	CPS4	-	_	_	_	_	_	COM0	IOC	Υ	_
RB5	38	15	15	Υ	AN13	CPS5	l	l	T1G <sup>(1)</sup>	CCP3 <sup>(1)</sup> / P3A <sup>(1)</sup>	_	_	COM1	IOC	Υ	_
RB6	39	16	16	_	_	l	ı	ı	l	l	_	_	SEG14	IOC	Y	ICSPCLK/ ICDCLK
RB7	40	17	17	_	_	1	1	1	1	l	_	_	SEG13	IOC	Y	ICSPDAT/ ICDDAT
RC0	15	32	34	_	_	1	ı	ı	T10SO/ T1CKI	P2B <sup>(1)</sup>	_	_	I	l	ı	_
RC1	16	35	35	_	_	_	_		T1OSI	CCP2 <sup>(1)</sup> / P2A <sup>(1)</sup>	_	_		_	_	_
RC2	17	36	36	_	_	ı	ı	ı	ı	CCP1/ P1A	_	_	SEG3	l	ı	_
RC3	18	37	37	_	_	_		_	_	_	_	SCK/SCL	SEG6	-	_	_
RC4	23	42	42	_	_	_	-	_	T1G <sup>(1)</sup>	_	_	SDI/SDA	SEG11	-	_	_
RC5	24	43	43	_	_	_			_	_	_	SDO	SEG10		_	_
RC6	25	44	44	_	_	1	I	1	1	1	TX/CK	_	SEG9	I	I	_
RC7	26	1	1	_	_		I	ı	-		RX/DT	_	SEG8	l	I	_
RD0	19	38	38	Υ	_	CPS8		-	_	_	_	_	COM3		_	_
RD1	20	39	39	Υ	_	CPS9	I	ı	-	CCP4	_	_	l	l	I	_
RD2	21	40	40	Υ	_	CPS10	I	1	1	P2B <sup>(1)</sup>	_	_	1	1	ı	_
RD3	22	41	41	Υ		CPS11	_	_		P2C	_		SEG16			
RD4	27	2	2	Υ	_	CPS12	I	1	1	P2D	_	_	SEG17	I	I	_
RD5	28	3	3	Υ	_	CPS13	_	_	_	P1B	_	_	SEG18	_	_	_
RD6	29	4	4	Υ	_	CPS14	-	_	_	P1C	_	_	SEG19	_	_	_
RD7	30	5	5	Υ	_	CPS15	_	_		P1D	_	_	SEG20	_		_
RE0	8	25	25	Υ	AN5	1	1	1	1	CCP3 <sup>(1)</sup> P3A <sup>(1)</sup>	_	_	SEG21	I	ı	_
RE1	9	26	26	Υ	AN6	_	_	_	_	P3B	_	_	SEG22	_	_	_
RE2	10	27	27	Υ	AN7	_	-	_	_	CCP5	_	_	SEG23		_	_
RE3	1	18	18	_	_	_	_	_	_	_	_	_	_	_	Υ	MCLR/VPP
VDD	11, 32	7, 28	7,8, 28	_	_	_	_	_	_	_	_	_	_	_	_	VDD
Vss	12, 31	6, 29	6,30, 31	_	_			ı	ı	ı	_	_	ĺ		1	Vss
Noto		= -					ADECON ro									

Note 1: Pin functions can be moved using the APFCON register.

### **Table of Contents**

1.0	Device Overview	
2.0	Enhanced Mid-Range CPU	23
3.0	Memory Organization	25
4.0	Device Configuration	
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	69
6.0	Resets	85
7.0	Interrupts	93
8.0	Low Dropout (LDO) Voltage Regulator	107
9.0	Power-Down Mode (Sleep)	109
10.0	Watchdog Timer (WDT)	111
11.0	Data EEPROM and Flash Program Memory Control	115
12.0	I/O Ports	129
13.0	Interrupt-On-Change	149
14.0	Fixed Voltage Reference	153
15.0	Analog-to-Digital Converter (ADC) Module	155
16.0	Digital-to-Analog Converter (DAC) Module	169
17.0	Comparator Module	175
18.0	SR Latch	183
19.0	Timer0 Module	189
20.0	Timer1 Module with Gate Control	193
21.0	Timer2/4/6 Modules	205
	Capture/Compare/PWM Modules (ECCP1, ECCP2, ECCP3, CCP4, CCP5)	
23.0	Master Synchronous Serial Port (MSSP) Module	237
24.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	289
25.0	Capacitive Sensing Module	317
26.0	Liquid Crystal Display (LCD) Driver Module	327
27.0	In-Circuit Serial Programming™ (ICSP™)	361
	Instruction Set Summary	
	Electrical Specifications (PIC16F/LF1933)	
30.0	Electrical Specifications (PIC16F/LF1934/36/37)	411
31.0	Electrical Specifications (PIC16F/LF1938/39)	443
	DC and AC Characteristics Graphs and Charts	
	Development Support	
	Packaging Information	
Appe	endix A: Data Sheet Revision History	495
Appe	endix B: Migrating From Other PIC® Devices	495
Index	x	497
The I	Microchip Web Site	505
	omer Change Notification Service	
Custo	omer Support	505
Read	der Response	506
Prod	luct Identification System.	507

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 13

NOTES:

### 1.0 DEVICE OVERVIEW

The PIC16F193X/LF193X are described within this data sheet. They are available in 28/40/44-pin packages. Figure 1-1 shows a block diagram of the PIC16F193X/LF193X devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC16F193X	PIC16LF193X
ADC		•	•
Capacitive Sensing Mod	•	•	
Digital-to-Analog Conve	erter (DAC)	•	•
EUSART		•	•
Fixed Voltage Reference	e (FVR)	•	•
LCD		•	•
SR Latch	•	•	
Capture/Compare/PWM	l Modules		
	ECCP1	•	•
	ECCP2	•	•
	ECCP3	•	•
	CCP4	•	•
	CCP5	•	•
Comparators			
	C1	•	•
	C2	•	•
Master Synchronous Se	erial Ports		
	MSSP1	•	•
Timers			
	Timer0	•	•
	Timer1	•	•
	Timer2	•	•
	Timer4	•	•
	Timer6	•	•

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 15




FIGURE 1-1: PIC16F193X/LF193X BLOCK DIAGRAM

TABLE 1-2: PIC16F193X/LF193X PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/C12IN0-/C2OUT(1)/	RA0	TTL	CMOS	General purpose I/O.
SRNQ <sup>(1)</sup> /SS <sup>(1)</sup> /VCAP <sup>(2)</sup> /SEG12	AN0	AN	_	A/D Channel 0 input.
	C12IN0-	AN	_	Comparator C1 or C2 negative input.
	C2OUT	_	CMOS	Comparator C2 output.
	SRNQ	_	CMOS	SR Latch inverting output.
	SS	ST	_	Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F193X only).
	SEG12	AN LCD Analog output.		LCD Analog output.
RA1/AN1/C12IN1-/SEG7	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	_	A/D Channel 1 input.
	C12IN1-	AN	_	Comparator C1 or C2 negative input.
	SEG7	_	AN	LCD Analog output.
RA2/AN2/C2IN+/VREF-/	RA2	TTL	CMOS	General purpose I/O.
DACOUT/COM2	AN2	AN	_	A/D Channel 2 input.
	C2IN+	AN	_	Comparator C2 positive input.
	VREF-	AN	_	A/D Negative Voltage Reference input.
	DACOUT	_	AN	Voltage Reference output.
	COM2	_	AN	LCD Analog output.
RA3/AN3/C1IN+/VREF+/	RA3	TTL	CMOS	General purpose I/O.
COM3 <sup>(3)</sup> /SEG15	AN3	AN	_	A/D Channel 3 input.
	C1IN+	AN	_	Comparator C1 positive input.
	VREF+	AN	_	A/D Voltage Reference input.
	COM3 <sup>(3)</sup>	_	AN	LCD Analog output.
	SEG15	_	AN	LCD Analog output.
RA4/C10UT/CPS6/T0CKI/SRQ/	RA4	TTL	CMOS	General purpose I/O.
CCP5/SEG4	C1OUT	_	CMOS	Comparator C1 output.
	CPS6	AN	_	Capacitive sensing input 6.
	T0CKI	ST	_	Timer0 clock input.
	SRQ	_	CMOS	SR Latch non-inverting output.
	CCP5	ST	CMOS	Capture/Compare/PWM5.
	SEG4	_	AN	LCD Analog output.
RA5/AN4/C2OUT <sup>(1)</sup> /CPS7/	RA5	TTL	CMOS	General purpose I/O.
SRNQ <sup>(1)</sup> /SS <sup>(1)</sup> /VCAP <sup>(2)</sup> /SEG5	AN4	AN	_	A/D Channel 4 input.
	C2OUT	_	CMOS	Comparator C2 output.
	CPS7	AN	_	Capacitive sensing input 7.
	SRNQ	_	CMOS	SR Latch inverting output.
	SS	ST	_	Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F193X only).
	SEG5	_	AN	LCD Analog output.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage XTAL = Crystal levels

Note 1: Pin function is selectable via the APFCON register.

- 2: PIC16F193X devices only.
- **3:** PIC16F/LF1933/1936/1938 devices only.
- **4:** PORTD is available on PIC16F/LF1934/1937/1939 devices only.
- **5:** RE<2:0> are available on PIC16F/LF1934/1937/1939 devices only.

TABLE 1-2: PIC16F193X/LF193X PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA6/OSC2/CLKOUT/VCAP <sup>(2)</sup> /	RA6	TTL	CMOS	General purpose I/O.
SEG1	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F193X only).
	SEG1	_	AN	LCD Analog output.
RA7/OSC1/CLKIN/SEG2	RA7	TTL	CMOS	General purpose I/O.
	OSC1	XTAL	_	Crystal/Resonator (LP, XT, HS modes).
	CLKIN	CMOS	_	External clock input (EC mode).
	SEG2	_	AN	LCD Analog output.
RB0/AN12/CPS0/CCP4/SRI/INT/ SEG0	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN12	AN	_	A/D Channel 12 input.
	CPS0	AN	_	Capacitive sensing input 0.
	CCP4	ST	CMOS	Capture/Compare/PWM4.
	SRI	_	ST	SR Latch input.
	INT	ST	_	External interrupt.
	SEG0	_	AN	LCD analog output.
RB1/AN10/C12IN3-/CPS1/P1C/ VLCD1	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN10	AN	_	A/D Channel 10 input.
	C12IN3-	AN	_	Comparator C1 or C2 negative input.
	CPS1	AN	_	Capacitive sensing input 1.
	P1C		CMOS	PWM output.
	VLCD1	AN	_	LCD analog input.
RB2/AN8/CPS2/P1B/VLCD2	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN8	AN	_	A/D Channel 8 input.
	CPS2	AN	_	Capacitive sensing input 2.
	P1B		CMOS	PWM output.
	VLCD2	AN	_	LCD analog input.
RB3/AN9/C12IN2-/CPS3/ CCP2 <sup>(1)</sup> /P2A <sup>(1)</sup> /VLCD3	RB3	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN9	AN	_	A/D Channel 9 input.
	C12IN2-	AN	_	Comparator C1 or C2 negative input.
	CPS3	AN	_	Capacitive sensing input 3.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	P2A	_	CMOS	PWM output.
	VLCD3	AN	_	LCD analog input.

**Legend:** AN = Analog input or output CMOS= CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage XTAL = Crystal levels

Note 1: Pin function is selectable via the APFCON register.

- 2: PIC16F193X devices only.
- 3: PIC16F/LF1933/1936/1938 devices only.
- 4: PORTD is available on PIC16F/LF1934/1937/1939 devices only.
- **5:** RE<2:0> are available on PIC16F/LF1934/1937/1939 devices only.

TABLE 1-2: PIC16F193X/LF193X PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RB4/AN11/CPS4/P1D/COM0	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN11	AN	_	A/D Channel 11 input.
	CPS4	AN	_	Capacitive sensing input 4.
	P1D	_	CMOS	PWM output.
	COM0	_	AN	LCD Analog output.
RB5/AN13/CPS5/P2B/CCP3 <sup>(1)</sup> / P3A <sup>(1)</sup> /T1G <sup>(1)</sup> /COM1	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN13	AN	_	A/D Channel 13 input.
	CPS5	AN	_	Capacitive sensing input 5.
	P2B	_	CMOS	PWM output.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	P3A	_	CMOS	PWM output.
	T1G	ST	_	Timer1 Gate input.
	COM1	_	AN	LCD Analog output.
RB6/ICSPCLK/ICDCLK/SEG14	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPCLK	ST	_	Serial Programming Clock.
	ICDCLK	ST	_	In-Circuit Debug Clock.
	SEG14	_	AN	LCD Analog output.
RB7/ICSPDAT/ICDDAT/SEG13	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	CMOS	In-Circuit Data I/O.
	SEG13	_	AN	LCD Analog output.
RC0/T1OSO/T1CKI/P2B <sup>(1)</sup>	RC0	ST	CMOS	General purpose I/O.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	_	Timer1 clock input.
	P2B	_	CMOS	PWM output.
RC1/T1OSI/CCP2 <sup>(1)</sup> /P2A <sup>(1)</sup>	RC1	ST	CMOS	General purpose I/O.
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	P2A	_	CMOS	PWM output.
RC2/CCP1/P1A/SEG3	RC2	ST	CMOS	General purpose I/O.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	P1A	_	CMOS	PWM output.
	SEG3	_	AN	LCD Analog output.
RC3/SCK/SCL/SEG6	RC3	ST	CMOS	General purpose I/O.
	SCK	ST	CMOS	SPI clock.
	SCL	I <sup>2</sup> C	OD	I <sup>2</sup> C™ clock.
	SEG6	l	AN	

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage XTAL = Crystal levels

DS41364D-page 19

Note 1: Pin function is selectable via the APFCON register.

- 2: PIC16F193X devices only.
- **3:** PIC16F/LF1933/1936/1938 devices only.
- 4: PORTD is available on PIC16F/LF1934/1937/1939 devices only.
- $\textbf{5:} \quad \text{RE} < 2:0 > \text{are available on PIC16F/LF1934/1937/1939 devices only}.$

TABLE 1-2: PIC16F193X/LF193X PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC4/SDI/SDA/T1G <sup>(1)</sup> /SEG11	RC4	ST	CMOS	General purpose I/O.
	SDI	ST	_	SPI data input.
	SDA	I <sup>2</sup> C	OD	I <sup>2</sup> C™ data input/output.
	T1G	ST	_	Timer1 Gate input.
	SEG11	_	AN	LCD Analog output.
RC5/SDO/SEG10	RC5	ST	CMOS	General purpose I/O.
	SDO	_	CMOS	SPI data output.
	SEG10	_	AN	LCD Analog output.
RC6/TX/CK/CCP3/P3A/SEG9	RC6	ST	CMOS	General purpose I/O.
	TX	_	CMOS	USART asynchronous transmit.
	CK	ST	CMOS	USART synchronous clock.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	P3A	_	CMOS	PWM output.
	SEG9	_	AN	LCD Analog output.
RC7/RX/DT/P3B/SEG8	RC7	ST	CMOS	General purpose I/O.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	P3B	_	CMOS	PWM output.
	SEG8	_	AN	LCD Analog output.
RD0 <sup>(4)</sup> /CPS8/COM3	RD0	ST	CMOS	General purpose I/O.
	CPS8	AN	_	Capacitive sensing input 8.
	COM3	_	AN	LCD analog output.
RD1 <sup>(4)</sup> /CPS9/CCP4	RD1	ST	CMOS	General purpose I/O.
	CPS9	AN	_	Capacitive sensing input 9.
	CCP4	ST	CMOS	Capture/Compare/PWM4.
RD2 <sup>(4)</sup> /CPS10/P2B	RD2	ST	CMOS	General purpose I/O.
	CPS10	AN	_	Capacitive sensing input 10.
	P2B	_	CMOS	PWM output.
RD3 <sup>(4)</sup> /CPS11/P2C/SEG16	RD3	ST	CMOS	General purpose I/O.
	CPS11	AN	_	Capacitive sensing input 11.
	P2C	_	CMOS	PWM output.
	SEG16	_	AN	LCD analog output.
RD4 <sup>(4)</sup> /CPS12/P2D/SEG17	RD4	ST	CMOS	General purpose I/O.
	CPS12	AN	_	Capacitive sensing input 12.
	P2D		CMOS	PWM output.
	SEG17	_	AN	LCD analog output.
RD5 <sup>(4)</sup> /CPS13/P1B/SEG18	RD5	ST	CMOS	General purpose I/O.
	CPS13	AN		Capacitive sensing input 13.
	P1D	_	CMOS	PWM output.
	SEG18	_	AN	LCD analog output.

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage XTAL = Crystal levels

Note 1: Pin function is selectable via the APFCON register.

2: PIC16F193X devices only.

**3:** PIC16F/LF1933/1936/1938 devices only.

4: PORTD is available on PIC16F/LF1934/1937/1939 devices only.

5: RE<2:0> are available on PIC16F/LF1934/1937/1939 devices only.

TABLE 1-2: PIC16F193X/LF193X PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RD6 <sup>(4)</sup> /CPS14/P1C/SEG19	RD6	ST	CMOS	General purpose I/O.
	CPS14	AN	_	Capacitive sensing input 14.
	P1C	_	CMOS	PWM output.
	SEG19	_	AN	LCD analog output.
RD7 <sup>(4)</sup> /CPS15/P1D/SEG20	RD7	ST	CMOS	General purpose I/O.
	CPS15	AN	_	Capacitive sensing input 15.
	P1D	_	CMOS	PWM output.
	SEG20	_	AN	LCD analog output.
RE0 <sup>(5)</sup> /AN5/P3A <sup>(1)</sup> /CCP3 <sup>(1)</sup> /	RE0	ST	CMOS	General purpose I/O.
SEG21	AN5	AN	_	A/D Channel 5 input.
	P3A	_	CMOS	PWM output.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	SEG21	_	AN	LCD analog output.
RE1 <sup>(5)</sup> /AN6/P3B/SEG22	RE1	ST	CMOS	General purpose I/O.
	AN6	AN	_	A/D Channel 6 input.
	P3B	_	CMOS	PWM output.
	SEG22	_	AN	LCD analog output.
RE2 <sup>(5)</sup> /AN7/CCP5/SEG23	RE2	ST	CMOS	General purpose I/O.
	AN7	AN	_	A/D Channel 7 input.
	CCP5	ST	CMOS	Capture/Compare/PWM5.
	SEG23	_	AN	LCD analog output.
RE3/MCLR/VPP	RE3	TTL	_	General purpose input.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	HV	_	Programming voltage.
VDD	VDD	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage XTAL = Crystal levels

Note 1: Pin function is selectable via the APFCON register.

- 2: PIC16F193X devices only.
- 3: PIC16F/LF1933/1936/1938 devices only.
- 4: PORTD is available on PIC16F/LF1934/1937/1939 devices only.
- **5:** RE<2:0> are available on PIC16F/LF1934/1937/1939 devices only.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 21

**NOTES:** 

### 2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, indirect, and relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- · Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- · File Select Registers
- · Instruction Set

### 2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See Section 7.5 "Automatic Context Saving", for more information.

### 2.2 16-level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled will cause a software Reset. See section **Section 3.4** "**Stack**" for more details.

### 2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one data pointer for all memory. When an FSR points to program memory, there is 1 additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See Section 3.5 "Indirect Addressing" for more details.

### 2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See Section 28.0 "Instruction Set Summary" for more details.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 23

FIGURE 2-1: **CORE BLOCK DIAGRAM** 15 Configuration 15 Data Bus **Program Counter** Flash MOX Program Memory 16-Level Stack RAM (15-bit) Program 14 Program Memory RAM Addr Bus Read (PMR) Addr MUX Instruction Reg Indirect Direct Addr 7 Addr 12 15 FSR0 Reg FSR1 Reg 15 STATUS Reg 8 3 MUX Power-up Timer Oscillator Instruction Start-up Timer Decode and ALU Control Power-on OSC1/CLKIN Reset  $\bowtie$ Timing Generation Watchdog W reg OSC2/CLKOUT Timer Brown-out Reset Internal Oscillator **Block** 

 $V_{DD}$ 

Vss

### 3.0 MEMORY ORGANIZATION

There are three types of memory in PIC16F193X/LF193X devices: Data Memory, Program Memory and Data EEPROM Memory<sup>(1)</sup>.

- Program Memory
- · Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM
  - Device Memory Maps
  - Special Function Registers Summary
- Data EEPROM memory<sup>(1)</sup>

Note 1: The Data EEPROM Memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control".

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- · Indirect Addressing

### 3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC16F193X/LF193X family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 3-1, 3-2 and 3-3).

TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address								
PIC16F1933/PIC16LF1933	4,096	0FFFh								
PIC16F1934/PIC16LF1934	4,096	0FFFh								
PIC16F1936/PIC16LF1936	8,192	1FFFh								
PIC16F1937/PIC16LF1937	8,192	1FFFh								
PIC16F1938/PIC16LF1938	16,384	3FFFh								
PIC16F1939/PIC16LF1939	16,384	3FFFh								

FIGURE 3-1: PROGRAM MEMORY MAP
AND STACK FOR
4KW PARTS




FIGURE 3-2: PROGRAM MEMORY MAP
AND STACK FOR
8KW PARTS





FIGURE 3-3: PROGRAM MEMORY MAP
AND STACK FOR
16KW PARTS



### 3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

### **EXAMPLE 3-1:** RETLW INSTRUCTION

```
constants
   brw
                       ;Add Index in W to
                       ;program counter to
                      ;select data
   retlw DATA0
                      ;Index0 data
   retlw DATA1
                      ;Index1 data
   retlw DATA2
   retlw DATA3
my_function
   ;... LOTS OF CODE...
   movlw
           DATA_INDEX
   call constants
   ;... THE CONSTANT IS IN W
```

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 27

#### 3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

### EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

```
constants
   retlw DATA0
                       ;Index0 data
                      ;Index1 data
   retlw DATA1
   retlw DATA2
   retlw DATA3
my_function
   ;... LOTS OF CODE...
   movlw LOW constants
   movwf FSR1L
   movlw
          HIGH constants
   movwf
          FSR1H
   moviw 0[INDF1]
;THE PROGRAM MEMORY IS IN W
```

### 3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-4):

- · 12 core registers
- · 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.5** "Indirect Addressing" for more information.

#### 3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC16F193X/LF193X. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

**Note:** The core registers are the first 12 addresses of every data memory bank.

### 3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 28.0 "Instruction Set Summary").

Note 1: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

#### REGISTER 3-1: STATUS: STATUS REGISTER

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u
_	_	_	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-5	Unimplemented: Read as '0'
DIL 1-J	Offilible Heriteu. Neau as 0

bit 4 **TO:** Time-out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD:** Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 **Z:** Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(1)

1 = A carry-out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result

bit 0 C: Carry/Borrow bit<sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions)<sup>(1)</sup>

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

### 3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

### 3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.

### 3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2** "Linear Data Memory" for more information.

#### 3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-4: BANKED MEMORY PARTITIONING

7-bit Bank Offset	Memory Region
00h 0Bh	Core Registers (12 bytes)
0Ch	Special Function Registers (20 bytes maximum)
1Fh 20h	
	General Purpose RAM (80 bytes maximum)
6Fh 70h	
7Fh	Common RAM (16 bytes)

### 3.2.5 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
PIC16F1933	0-7	Table 3-3
PIC16LF1933	8-15	Table 3-4, Table 3-11
	16-23	Table 3-9
	23-31	Table 3-10, Table 3-13
PIC16F1934	0-7	Table 3-3
PIC16LF1934	8-15	Table 3-4, Table 3-12
	16-23	Table 3-9
	23-31	Table 3-10, Table 3-13
PIC16F1936	0-7	Table 3-5
PIC16LF1936	8-15	Table 3-6, Table 3-11
	16-23	Table 3-9
	23-31	Table 3-10, Table 3-13
PIC16F1937	0-7	Table 3-5
PIC16LF1937	8-15	Table 3-6, Table 3-12
	16-23	Table 3-9
	23-31	Table 3-10, Table 3-13
PIC16F1938	0-7	Table 3-7
PIC16LF1938	8-15	Table 3-8, Table 3-11
	16-23	Table 3-9
	23-31	Table 3-10, Table 3-13
PIC16F1939	0-7	Table 3-7
PIC16LF1939	8-15	Table 3-8, Table 3-12
	16-23	Table 3-9
	23-31	Table 3-10, Table 3-13

TABL	.E 3-3: P	IC16F	1933/1934 N	ИЕМО	RY MAP, B	ANKS	6 0-7								
	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	_	28Ch	_	30Ch	_	38Ch	_
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	_	30Dh	_	38Dh	_
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	-	20Eh	_	28Eh	_	30Eh	_	38Eh	_
00Fh	PORTD <sup>(1)</sup>	08Fh	TRISD <sup>(1)</sup>	10Fh	LATD <sup>(1)</sup>	18Fh	ANSELD <sup>(1)</sup>	20Fh	_	28Fh	_	30Fh	_	38Fh	_
010h	PORTE	090h	TRISE	110h	LATE <sup>(1)</sup>	190h	ANSELE <sup>(1)</sup>	210h	WPUE	290h	_	310h	_	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSPxBUF	291h	CCPR1L	311h	CCPR3L	391h	_
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSPxADD	292h	CCPR1H	312h	CCPR3H	392h	_
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	EEDATL	213h	SSPxMSK	293h	CCP1CON	313h	CCP3CON	393h	_
014h	_	094h	_	114h	CM2CON1	194h	EEDATH	214h	SSPxSTAT	294h	PWM1CON	314h	PWM3CON	394h	IOCBP
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSPxCON1	295h	CCP1AS	315h	CCP3AS	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSPxCON2	296h	PSTR1CON	316h	PSTR3CON	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	_	217h	SSPxCON3	297h	_	317h	_	397h	
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h	_	218h	_	298h	CCPR2L	318h	CCPR4L	398h	
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h		299h	CCPR2H	319h	CCPR4H	399h	
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TXREG	21Ah	_	29Ah	CCP2CON	31Ah	CCP4CON	39Ah	
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	_	29Bh	PWM2CON	31Bh		39Bh	_
01Ch	T2CON	09Ch	ADRESH	11Ch		19Ch	SPBRGH	21Ch	_	29Ch	CCP2AS	31Ch	CCPR5L	39Ch	_
01Dh		09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	_	29Dh	PSTR2CON	31Dh	CCPR5H	39Dh	
01Eh	CPSCON0	09Eh	ADCON1	11Eh		19Eh	TXSTA	21Eh	_	29Eh	CCPTMRS0	31Eh	CCP5CON	39Eh	_
01Fh	CPSCON1	09Fh	_	11Fh	_	19Fh	BAUDCTR	21Fh		29Fh	CCPTMRS1	31Fh		39Fh	_
020h	General Purpose	0A0h	General Purpose Register 80 Bytes	120h	General Purpose Register 80 Bytes	1A0h	Unimplemented Read as '0'	220h	Unimplemented Read as '0'	2A0h	Unimplemented Read as '0'	320h	Unimplemented Read as '0'	3A0h	Unimplemented Read as '0'
06Fh	Register	0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h	96 Bytes	0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
			Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
07Fh		0FFh	d data mamany la	17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

Legend:

= Unimplemented data memory locations, read as '0'.

**Note 1:** Not available on PIC16F1933/1936/1938/PIC16LF1933/1936/1938.

TABLE 3-4: PIC16F1933/1934 MEMORY MAP, BANKS 8-15

400h         INDF0         480h         INDF0         500h         INDF0         580h         INDF0         600h         INDF0         680h         INDF0         700h         INDF0         780h           401h         INDF1         481h         INDF1         501h         INDF1         581h         INDF1         601h         INDF1         681h         INDF1         701h         INDF1         781h           402h         PCL         482h         PCL         502h         PCL         582h         PCL         602h         PCL         682h         PCL         702h         PCL         782h           403h         STATUS         483h         STATUS         503h         STATUS         583h         STATUS         683h         STATUS         703h         STATUS         783h           404h         FSR0L         484h         FSR0L         504h         FSR0L         584h         FSR0L         604h         FSR0L         684h         FSR0L         704h         FSR0L         784h           405h         FSR0H         485h         FSR0H         505h         FSR0H         585h         FSR0H         605h         FSR0H         685h         FSR0H         705h         FSR1	INDF0 INDF1 PCL STATUS FSR0L FSR0H FSR1L FSR1H BSR WREG PCLATH INTCON
402h         PCL         482h         PCL         502h         PCL         582h         PCL         602h         PCL         682h         PCL         702h         PCL         782h           403h         STATUS         483h         STATUS         503h         STATUS         583h         STATUS         603h         STATUS         683h         STATUS         703h         STATUS         783h           404h         FSR0L         484h         FSR0L         504h         FSR0L         584h         FSR0L         604h         FSR0L         684h         FSR0L         704h         FSR0L         784h           405h         FSR0H         485h         FSR0H         505h         FSR0H         585h         FSR0H         605h         FSR0H         704h         FSR0L         784h           405h         FSR1L         486h         FSR1L         506h         FSR1L         586h         FSR0H         605h         FSR0H         705h         FSR0H         785h           407h         FSR1H         487h         FSR1H         507h         FSR1H         587h         FSR1H         606h         FSR1L         686h         FSR1L         706h         FSR1H         787h      <	PCL STATUS FSROL FSROH FSR1L FSR1H BSR WREG PCLATH INTCON
403h         STATUS         483h         STATUS         503h         STATUS         583h         STATUS         603h         STATUS         683h         STATUS         703h         STATUS         783h           404h         FSR0L         484h         FSR0L         504h         FSR0L         584h         FSR0L         604h         FSR0L         684h         FSR0L         704h         FSR0L         784h           405h         FSR0H         485h         FSR0H         505h         FSR0H         585h         FSR0H         605h         FSR0H         705h         FSR0H         785h           406h         FSR1L         486h         FSR1L         506h         FSR1L         586h         FSR1L         606h         FSR1L         686h         FSR1L         706h         FSR1L         786h           407h         FSR1H         487h         FSR1H         507h         FSR1H         587h         FSR1H         607h         FSR1H         687h         FSR1H         707h         FSR1H         787h           408h         BSR         488h         BSR         508h         BSR         588h         BSR         608h         BSR         688h         BSR         708h         B	STATUS FSROL FSROH FSR1L FSR1H BSR WREG PCLATH INTCON
404h         FSR0L         484h         FSR0L         504h         FSR0L         584h         FSR0L         604h         FSR0L         684h         FSR0L         704h         FSR0L         784h           405h         FSR0H         485h         FSR0H         505h         FSR0H         585h         FSR0H         605h         FSR0H         685h         FSR0H         705h         FSR0H         785h           406h         FSR1L         486h         FSR1L         506h         FSR1L         586h         FSR1L         606h         FSR1L         686h         FSR1L         706h         FSR1L         786h           407h         FSR1H         487h         FSR1H         507h         FSR1H         587h         FSR1H         607h         FSR1H         686h         FSR1L         706h         FSR1L         786h           408h         BSR         488h         BSR         508h         BSR         588h         BSR         608h         BSR         708h         BSR         788h           409h         WREG         489h         WREG         509h         WREG         589h         WREG         609h         WREG         689h         WREG         709h         WREG	FSROL FSROH FSR1L FSR1H BSR WREG PCLATH INTCON
405h         FSR0H         485h         FSR0H         505h         FSR0H         585h         FSR0H         605h         FSR0H         685h         FSR0H         705h         FSR0H         785h           406h         FSR1L         486h         FSR1L         506h         FSR1L         586h         FSR1L         606h         FSR1L         686h         FSR1L         706h         FSR1L         786h           407h         FSR1H         487h         FSR1H         507h         FSR1H         587h         FSR1H         607h         FSR1H         687h         FSR1H         707h         FSR1H         787h           408h         BSR         488h         BSR         508h         BSR         588h         BSR         608h         BSR         688h         BSR         788h           409h         WREG         489h         WREG         509h         WREG         589h         WREG         609h         WREG         689h         WREG         709h         WREG         789h           40Ah         PCLATH         48Ah         PCLATH         50Ah         PCLATH         58Ah         PCLATH         60Ah         PCLATH         68Ah         PCLATH         70Ah         PCLATH <td>FSR0H FSR1L FSR1H BSR WREG PCLATH INTCON</td>	FSR0H FSR1L FSR1H BSR WREG PCLATH INTCON
406h         FSR1L         486h         FSR1L         506h         FSR1L         586h         FSR1L         606h         FSR1L         686h         FSR1L         706h         FSR1L         786h           407h         FSR1H         487h         FSR1H         507h         FSR1H         587h         FSR1H         607h         FSR1H         687h         FSR1H         707h         FSR1H         787h           408h         BSR         488h         BSR         508h         BSR         588h         BSR         608h         BSR         688h         BSR         788h           409h         WREG         489h         WREG         509h         WREG         589h         WREG         609h         WREG         689h         WREG         789h           40Ah         PCLATH         48Ah         PCLATH         50Ah         PCLATH         58Ah         PCLATH         60Ah         PCLATH         68Ah         PCLATH         70Ah         PCLATH         78Ah           40Bh         INTCON         48Bh         INTCON         50Bh         INTCON         58Bh         INTCON         60Bh         INTCON         68Bh         INTCON         70Ch         —         78Ch <td>FSR1L FSR1H BSR WREG PCLATH INTCON</td>	FSR1L FSR1H BSR WREG PCLATH INTCON
407h         FSR1H         487h         FSR1H         507h         FSR1H         587h         FSR1H         607h         FSR1H         687h         FSR1H         707h         FSR1H         787h           408h         BSR         488h         BSR         508h         BSR         588h         BSR         608h         BSR         708h         BSR         788h           409h         WREG         489h         WREG         509h         WREG         589h         WREG         609h         WREG         689h         WREG         709h         WREG         789h           40Ah         PCLATH         48Ah         PCLATH         50Ah         PCLATH         58Ah         PCLATH         60Ah         PCLATH         68Ah         PCLATH         70Ah         PCLATH         78Ah           40Bh         INTCON         48Bh         INTCON         50Bh         INTCON         58Bh         INTCON         60Bh         INTCON         68Bh         INTCON         70Bh         INTCON         78Ch           40Ch         —         48Ch         —         50Ch         —         58Ch         —         60Ch         —         68Ch         —         70Ch         —         78Ch </td <td>FSR1H BSR WREG PCLATH INTCON</td>	FSR1H BSR WREG PCLATH INTCON
408h         BSR         488h         BSR         508h         BSR         588h         BSR         608h         BSR         688h         BSR         708h         BSR         788h           409h         WREG         489h         WREG         509h         WREG         589h         WREG         609h         WREG         689h         WREG         709h         WREG         789h           40Ah         PCLATH         48Ah         PCLATH         50Ah         PCLATH         58Ah         PCLATH         60Ah         PCLATH         68Ah         PCLATH         70Ah         PCLATH         78Ah           40Bh         INTCON         48Bh         INTCON         50Bh         INTCON         58Bh         INTCON         60Bh         INTCON         68Bh         INTCON         70Bh         INTCON         78Bh           40Ch         —         48Ch         —         50Ch         —         58Ch         —         60Ch         —         68Ch         —         70Ch         —         78Ch	BSR WREG PCLATH INTCON —
409h         WREG         489h         WREG         509h         WREG         589h         WREG         609h         WREG         689h         WREG         709h         WREG         789h           40Ah         PCLATH         48Ah         PCLATH         50Ah         PCLATH         58Ah         PCLATH         60Ah         PCLATH         68Ah         PCLATH         70Ah         PCLATH         78Ah           40Bh         INTCON         48Bh         INTCON         50Bh         INTCON         58Bh         INTCON         60Bh         INTCON         70Bh         INTCON         78Bh           40Ch         —         48Ch         —         50Ch         —         58Ch         —         60Ch         —         68Ch         —         70Ch         —         78Ch	WREG PCLATH INTCON —
40Ah         PCLATH         48Ah         PCLATH         50Ah         PCLATH         58Ah         PCLATH         60Ah         PCLATH         68Ah         PCLATH         70Ah         PCLATH         78Ah           40Bh         INTCON         48Bh         INTCON         50Bh         INTCON         58Bh         INTCON         60Bh         INTCON         70Bh         INTCON         78Bh           40Ch         —         48Ch         —         50Ch         —         58Ch         —         60Ch         —         68Ch         —         70Ch         —         78Ch	PCLATH INTCON
40Bh         INTCON         48Bh         INTCON         50Bh         INTCON         58Bh         INTCON         60Bh         INTCON         68Bh         INTCON         70Bh         INTCON         78Bh           40Ch         —         48Ch         —         50Ch         —         58Ch         —         60Ch         —         68Ch         —         70Ch         —         78Ch	INTCON —
40Ch — 48Ch — 50Ch — 58Ch — 60Ch — 68Ch — 70Ch — 78Ch	_
40Dh  -   48Dh  -   50Dh  -   58Dh  -   60Dh  -   68Dh  -   70Dh  -   78Dh	
	_
40Eh 48Eh 50Eh 58Eh 60Eh 68Eh 70Eh 78Eh	_
40Fh — 48Fh — 50Fh — 58Fh — 60Fh — 68Fh — 70Fh — 78Fh	_
<u>410h — 490h — 510h — 590h — 610h — 690h — 710h — 790h</u>	_
411h — 491h — 511h — 591h — 611h — 691h — 711h — 791h	
412h — 492h — 512h — 592h — 612h — 692h — 712h — 792h	
413h <u> </u>	
414h — 494h — 514h — 594h — 614h — 694h — 714h — 794h	
415h TMR4 495h — 515h — 595h — 615h — 695h — 715h — 795h	
416h PR4 496h — 516h — 596h — 616h — 696h — 716h — 796h	
417h T4CON 497h — 517h — 597h — 617h — 697h — 717h — 797h	
418h — 498h — 518h — 598h — 618h — 698h — 718h — 798h	
419h — 499h — 519h — 599h — 619h — 699h — 719h — 799h	
41Ah — 49Ah — 51Ah — 59Ah — 61Ah — 69Ah — 71Ah — 79Ah	See Table 3-11 or
41Bh — 49Bh — 51Bh — 59Bh — 61Bh — 69Bh — 71Bh — 79Bh	Table 3-12
41Ch TMR6 49Ch — 51Ch — 59Ch — 61Ch — 69Ch — 71Ch — 79Ch	
41Dh PR6 49Dh — 51Dh — 59Dh — 61Dh — 69Dh — 71Dh — 79Dh	
41Eh T6CON 49Eh — 51Eh — 59Eh — 61Eh — 69Eh — 71Eh — 79Eh	
41Fh — 49Fh — 51Fh — 59Fh — 61Fh — 69Fh — 71Fh — 79Fh	
420h         4A0h         520h         5A0h         620h         6A0h         720h         7A0h	
Unimplemented Read as '0'	
46Fh 4EFh 56Fh 5EFh 66Fh 6EFh 76Fh 7EFh	,
470h         4F0h         570h         5F0h         670h         6F0h         770h         7F0h	
Accesses Accesses Accesses Accesses Accesses Accesses	Accesses
70h – 7Fh	70h – 7Fh
47Fh 4FFh 57Fh 5FFh 67Fh 67Fh 77Fh 7FFh	,

**Legend:** Unimplemented data memory locations, read as '0'.

TABLE 3-5:	PIC16F1936/1937 MEMORY MAP.	BANKS 0-7

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	_	28Ch	_	30Ch	_	38Ch	_
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	_	30Dh	_	38Dh	_
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	_	20Eh		28Eh	-	30Eh	_	38Eh	_
00Fh	PORTD <sup>(1)</sup>	08Fh	TRISD <sup>(1)</sup>	10Fh	LATD <sup>(1)</sup>	18Fh	ANSELD <sup>(1)</sup>	20Fh	_	28Fh	_	30Fh	_	38Fh	_
010h	PORTE	090h	TRISE	110h	LATE <sup>(1)</sup>	190h	ANSELE <sup>(1)</sup>	210h	WPUE	290h	_	310h	_	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSPxBUF	291h	CCPR1L	311h	CCPR3L	391h	_
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSPxADD	292h	CCPR1H	312h	CCPR3H	392h	_
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	EEDATL	213h	SSPxMSK	293h	CCP1CON	313h	CCP3CON	393h	_
014h	_	094h	_	114h	CM2CON1	194h	EEDATH	214h	SSPxSTAT	294h	PWM1CON	314h	PWM3CON	394h	IOCBP
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSPxCON1	295h	CCP1AS	315h	CCP3AS	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSPxCON2	296h	PSTR1CON	316h	PSTR3CON	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h		217h	SSPxCON3	297h	-	317h	_	397h	_
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h	_	218h		298h	CCPR2L	318h	CCPR4L	398h	_
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h		299h	CCPR2H	319h	CCPR4H	399h	_
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TXREG	21Ah		29Ah	CCP2CON	31Ah	CCP4CON	39Ah	_
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh		29Bh	PWM2CON	31Bh	_	39Bh	_
01Ch	TxCON	09Ch	ADRESH	11Ch	_	19Ch	SPBRGH	21Ch		29Ch	CCP2AS	31Ch	CCPR5L	39Ch	_
01Dh	_	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	_	29Dh	PSTR2CON	31Dh	CCPR5H	39Dh	_
01Eh	CPSCON0	09Eh	ADCON1	11Eh	_	19Eh	TXSTA	21Eh	_	29Eh	CCPTMRS0	31Eh	CCP5CON	39Eh	_
01Fh	CPSCON1	09Fh		11Fh		19Fh	BAUDCON	21Fh		29Fh	CCPTMRS1	31Fh	_	39Fh	_
020h		0A0h		120h		1A0h		220h		2A0h		320h	General Purpose	3A0h	
			General		General		General		General		General		Register		
			Purpose		Purpose		Purpose		Purpose		Purpose	32Fh	16 Bytes		Unimplemented
	General		Register		Register		Register		Register		Register	330h	Unimplemented		Read as '0'
	Purpose		80 Bytes		80 Bytes		80 Bytes		80 Bytes		80 Bytes		Read as '0'		
06Fh	Register 96 Bytes	0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h	oo bytes	0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
			Accesses		Accesses		Accesses		Accesses		Accesses		Accesses		Accesses
			70h – 7Fh	,	70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh		70h – 7Fh
07Fh	- Unimp	0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

Legend: = Unim

= Unimplemented data memory locations, read as '0'.

**Note 1:** Not available on PIC16F1933/1936/1938/PIC16LF1933/1936/1938.

TABLE 3-6: PIC16F1936/1937 MEMORY MAP, BANKS 8-15

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSR0L	484h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	_	48Ch	_	50Ch	_	58Ch		60Ch	_	68Ch	_	70Ch	_	78Ch	_
40Dh	_	48Dh	_	50Dh	_	58Dh	_	60Dh	_	68Dh	_	70Dh	_	78Dh	_
40Eh	_	48Eh	_	50Eh	_	58Eh		60Eh	_	68Eh	_	70Eh	_	78Eh	_
40Fh	_	48Fh	_	50Fh	_	58Fh	_	60Fh	_	68Fh	_	70Fh	_	78Fh	_
410h	_	490h	_	510h	_	590h	_	610h	_	690h	_	710h	_	790h	_
411h	_	491h	_	511h	_	591h	_	611h	_	691h	_	711h	_	791h	
412h	_	492h	_	512h	_	592h	_	612h	_	692h	_	712h	_	792h	
413h	_	493h	_	513h	_	593h	_	613h	_	693h	_	713h	_	793h	
414h	_	494h	_	514h	_	594h	_	614h	_	694h	_	714h	_	794h	
415h	TMR4	495h	_	515h	_	595h	_	615h	_	695h	_	715h	_	795h	
416h	PR4	496h	_	516h	_	596h	_	616h	_	696h	_	716h	_	796h	
417h	T4CON	497h	_	517h	_	597h		617h	_	697h	_	717h	_	797h	
418h	_	498h		518h		598h		618h	_	698h	_	718h	_	798h	
419h	_	499h	_	519h	_	599h		619h	_	699h	_	719h	_	799h	
41Ah	_	49Ah	_	51Ah	_	59Ah		61Ah	_	69Ah	_	71Ah	_	79Ah	See Table 3-11 or
41Bh	_	49Bh	_	51Bh	_	59Bh		61Bh	_	69Bh	_	71Bh	_	79Bh	Table 3-11 01
41Ch	TMR6	49Ch	_	51Ch	_	59Ch		61Ch	_	69Ch	_	71Ch	_	79Ch	
41Dh	PR6	49Dh	_	51Dh	_	59Dh		61Dh	_	69Dh	_	71Dh	_	79Dh	
41Eh	T6CON	49Eh	_	51Eh	_	59Eh		61Eh	_	69Eh	_	71Eh	_	79Eh	
41Fh	_	49Fh	_	51Fh	_	59Fh		61Fh	_	69Fh	_	71Fh	_	79Fh	
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'														
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses		Accesses												
	70h – 7Fh		70h – 7Fh												
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	
		1				,								,	

**Legend:** = Unimplemented data memory locations, read as '0'.

TABLE 3-7: PIC16F1938/1939 MEMORY MAP, BANKS 0-7

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch		28Ch		30Ch		38Ch	_
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	_	30Dh		38Dh	_
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	_	20Eh	_	28Eh	_	30Eh	_	38Eh	_
00Fh	PORTD <sup>(1)</sup>	08Fh	TRISD <sup>(1)</sup>	10Fh	LATD <sup>(1)</sup>	18Fh	ANSELD <sup>(1)</sup>	20Fh	_	28Fh	_	30Fh	_	38Fh	_
010h	PORTE	090h	TRISE	110h	LATE <sup>(1)</sup>	190h	ANSELE <sup>(1)</sup>	210h	WPUE	290h	_	310h	_	390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSPxBUF	291h	CCPR1L	311h	CCPR3L	391h	_
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSPxADD	292h	CCPR1H	312h	CCPR3H	392h	_
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	EEDATL	213h	SSPxMSK	293h	CCP1CON	313h	CCP3CON	393h	_
014h	_	094h	_	114h	CM2CON1	194h	EEDATH	214h	SSPxSTAT	294h	PWM1CON	314h	PWM3CON	394h	IOCBP
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSPxCON1	295h	CCP1AS	315h	CCP3AS	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSPxCON2	296h	PSTR1CON	316h	PSTR3CON	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	_	217h	SSPxCON3	297h	_	317h	_	397h	_
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h	_	218h	_	298h	CCPR2L	318h	CCPR4L	398h	_
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RC1REG	219h		299h	CCPR2H	319h	CCPR4H	399h	_
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TX1REG	21Ah		29Ah	CCP2CON	31Ah	CCP4CON	39Ah	_
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh		29Bh	PWM2CON	31Bh		39Bh	_
01Ch	T2CON	09Ch	ADRESH	11Ch		19Ch	SPBRGH	21Ch	_	29Ch	CCP2AS	31Ch	CCPR5L	39Ch	_
01Dh	_	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	_	29Dh	PSTR2CON	31Dh	CCPR5H	39Dh	_
01Eh	CPSCON0	09Eh	ADCON1	11Eh	_	19Eh	TXSTA	21Eh	_	29Eh	CCPTMRS0	31Eh	CCP5CON	39Eh	_
01Fh	CPSCON1	09Fh		11Fh		19Fh	BAUDCON	21Fh		29Fh	CCPTMRS1	31Fh		39Fh	_
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
			General												
			Purpose	32Fh	Purpose		Purpose								
	General		Register	330h	Register		Register								
	Purpose		80 Bytes												
06Fh	Register 96 Bytes	0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h	· <b>,</b>	0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
			Accesses 70h – 7Fh												
075		٥٢٢	7011 - 71 11	1756	7011 - 7111	1556	7011 - 7111	07Fk	7011 - 7111	٥٦٦٠	7011 - 7111	2756	7011 - 7111	٥٦٦١	7011 - 7111
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

**Legend:** = Unimplemented data memory locations, read as '0'.

**Note 1:** Not available on PIC16F1933/1936/1938/PIC16LF1933/1936/1938.

TABLE 3-8: PIC16F1938/1939 MEMORY MAP, BANKS 8-15

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSR0L	484h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	_	48Ch	_	50Ch	_	58Ch	_	60Ch	_	68Ch	_	70Ch	_	78Ch	_
40Dh	_	48Dh	-	50Dh	-	58Dh	_	60Dh	_	68Dh		70Dh	_	78Dh	_
40Eh	_	48Eh	_	50Eh	_	58Eh	_	60Eh	_	68Eh	_	70Eh	_	78Eh	_
40Fh	_	48Fh	_	50Fh	_	58Fh	_	60Fh	_	68Fh	_	70Fh	_	78Fh	_
410h	_	490h	_	510h	_	590h	_	610h	_	690h	_	710h	_	790h	_
411h	_	491h		511h		591h		611h	_	691h	_	711h	_	791h	
412h	_	492h	-	512h	-	592h	_	612h	_	692h		712h	_	792h	
413h	_	493h	-	513h	-	593h	_	613h	_	693h		713h	_	793h	
414h	_	494h	-	514h	-	594h	_	614h	_	694h		714h	_	794h	
415h	TMR4	495h	_	515h	_	595h	_	615h	_	695h	_	715h	_	795h	
416h	PR4	496h	_	516h	_	596h	_	616h	_	696h	_	716h	_	796h	
417h	T4CON	497h	-	517h		597h		617h	_	697h	_	717h	_	797h	
418h	_	498h		518h		598h		618h	_	698h	_	718h	_	798h	
419h		499h		519h		599h		619h	_	699h	_	719h		799h	
41Ah		49Ah		51Ah		59Ah		61Ah		69Ah	_	71Ah		79Ah	See Table 3-11 or
41Bh		49Bh	_	51Bh	_	59Bh		61Bh		69Bh	_	71Bh		79Bh	Table 3-12
41Ch	TMR6	49Ch		51Ch		59Ch		61Ch	_	69Ch	_	71Ch		79Ch	
41Dh	PR6	49Dh	_	51Dh	_	59Dh		61Dh	_	69Dh	_	71Dh	_	79Dh	
41Eh	T6CON	49Eh	_	51Eh	_	59Eh		61Eh	_	69Eh	_	71Eh	_	79Eh	
41Fh	_	49Fh	_	51Fh	_	59Fh	_	61Fh	_	69Fh	_	71Fh		79Fh	
420h	General Purpose	4A0h	General Purpose	520h	General Purpose	5A0h	General Purpose	620h	General Purpose Register 48 Bytes	6A0h	Unimplemented	720h	Unimplemented	7A0h	
	Register 80 Bytes		Register 80 Bytes		Register 80 Bytes		Register 80 Bytes		Unimplemented		Read as '0'		Read as '0'		
46Fh		4EFh		56Fh		5EFh		66Fh	Read as '0'	6EFh		76Fh		7EFh	
470h		4EFII		570h		5F0h		670h		6F0h		770h		7F0h	
47011		45011	•	3700		SFUII	•	07011		OFUII		7 7 011	A	/ FUII	•
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	

**Legend:** = Unimplemented data memory locations, read as '0'.

**TABLE 3-9:** 

800h

801h

**BANK 16** 

INDF0

INDF1

880h

881h

00111	INDFI	00 111	INDFI	90111	INDFI	90111	INDFI	AUIII	INDFI	Aom	INDFI	DU III	INDFI	DO III	INDFI
802h	PCL	882h	PCL	902h	PCL	982h	PCL	A02h	PCL	A82h	PCL	B02h	PCL	B82h	PCL
803h	STATUS	883h	STATUS	903h	STATUS	983h	STATUS	A03h	STATUS	A83h	STATUS	B03h	STATUS	B83h	STATUS
804h	FSR0L	884h	FSR0L	904h	FSR0L	984h	FSR0L	A04h	FSR0L	A84h	FSR0L	B04h	FSR0L	B84h	FSR0L
805h	FSR0H	885h	FSR0H	905h	FSR0H	985h	FSR0H	A05h	FSR0H	A85h	FSR0H	B05h	FSR0H	B85h	FSR0H
806h	FSR1L	886h	FSR1L	906h	FSR1L	986h	FSR1L	A06h	FSR1L	A86h	FSR1L	B06h	FSR1L	B86h	FSR1L
807h	FSR1H	887h	FSR1H	907h	FSR1H	987h	FSR1H	A07h	FSR1H	A87h	FSR1H	B07h	FSR1H	B87h	FSR1H
808h	BSR	888h	BSR	908h	BSR	988h	BSR	A08h	BSR	A88h	BSR	B08h	BSR	B88h	BSR
809h	WREG	889h	WREG	909h	WREG	989h	WREG	A09h	WREG	A89h	WREG	B09h	WREG	B89h	WREG
80Ah	PCLATH	88Ah	PCLATH	90Ah	PCLATH	98Ah	PCLATH	A0Ah	PCLATH	A8Ah	PCLATH	B0Ah	PCLATH	B8Ah	PCLATH
80Bh	INTCON	88Bh	INTCON	90Bh	INTCON	98Bh	INTCON	A0Bh	INTCON	A8Bh	INTCON	B0Bh	INTCON	B8Bh	INTCON
80Ch		88Ch	_	90Ch		98Ch	ı	A0Ch		A8Ch		B0Ch		B8Ch	_
80Dh		88Dh	_	90Dh	I	98Dh	I	A0Dh		A8Dh	I	B0Dh		B8Dh	_
80Eh		88Eh	_	90Eh		98Eh		A0Eh		A8Eh		B0Eh		B8Eh	_
80Fh	_	88Fh	_	90Fh	1	98Fh		A0Fh	_	A8Fh		B0Fh	_	B8Fh	_
810h		890h	_	910h	1	990h	1	A10h	_	A90h	1	B10h		B90h	_
811h	_	891h	_	911h	-	991h	_	A11h	_	A91h		B11h	_	B91h	_
812h	_	892h	_	912h		992h	_	A12h	_	A92h		B12h	_	B92h	_
813h	_	893h	_	913h		993h	_	A13h	_	A93h		B13h	_	B93h	_
814h	_	894h	_	914h	1	994h		A14h	_	A94h		B14h	_	B94h	_
815h		895h	_	915h	1	995h		A15h		A95h	1	B15h		B95h	_
816h	_	896h	_	916h	1	996h		A16h	_	A96h		B16h	_	B96h	_
817h	1	897h	_	917h	1	997h	I	A17h	-	A97h	l	B17h		B97h	_
818h	1	898h	_	918h	1	998h	I	A18h	-	A98h	l	B18h		B98h	_
819h		899h	_	919h		999h	ı	A19h		A99h		B19h		B99h	_
81Ah		89Ah	_	91Ah	I	99Ah	ı	A1Ah		A9Ah	ı	B1Ah		B9Ah	_
81Bh	_	89Bh	_	91Bh	1	99Bh		A1Bh	_	A9Bh		B1Bh	_	B9Bh	_
81Ch	1	89Ch	_	91Ch	1	99Ch	I	A1Ch	-	A9Ch	l	B1Ch		B9Ch	_
81Dh		89Dh	_	91Dh	ı	99Dh		A1Dh		A9Dh		B1Dh		B9Dh	_
81Eh	1	89Eh	_	91Eh	1	99Eh	I	A1Eh	-	A9Eh	l	B1Eh		B9Eh	_
81Fh		89Fh	_	91Fh		99Fh	ı	A1Fh		A9Fh		B1Fh		B9Fh	_
820h		8A0h		920h		9A0h		A20h		AA0h		B20h		BA0h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h		8F0h		970h		9F0h		A70h		AF0h		B70h		BF0h	
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

**BANK 19** 

INDF0

INDF1

980h

981h

A00h

A01h

BANK 20

INDF0

INDF1

A80h

A81h

**BANK 21** 

INDF0

INDF1

B00h

B01h

BANK 23

INDF0

INDF1

PIC16F193X/LF193X

**BANK 22** 

INDF0

INDF1

B80h

B81h

**Legend:** = Unimplemented data memory locations, read as '0'.

PIC16F193X/LF193X MEMORY MAP, BANKS 16-23

900h

901h

**BANK 17** 

INDF0

INDF1

BANK 18

INDF0

INDF1

DS41364D-page 38

TABLE 3-10: PIC16F193X/LF193X MEMORY MAP, BANKS 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	INDF0	C80h	INDF0	D00h	INDF0	D80h	INDF0	E00h	INDF0	E80h	INDF0	F00h	INDF0	F80h	INDF0
C01h	INDF1	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C02h	PCL	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
C03h	STATUS	C83h	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
C04h	FSR0L	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
C05h	FSR0H	C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSR0H	F85h	FSR0H
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
C0Ah	PCLATH	C8Ah	PCLATH	D0Ah	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah	PCLATH	F0Ah	PCLATH	F8Ah	PCLATH
C0Bh	INTCON	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	INTCON	F0Bh	INTCON	F8Bh	INTCON
C0Ch	_	C8Ch	_	D0Ch		D8Ch		E0Ch		E8Ch		F0Ch		F8Ch	
C0Dh	_	C8Dh	_	D0Dh		D8Dh		E0Dh	I	E8Dh		F0Dh		F8Dh	
C0Eh	_	C8Eh	_	D0Eh		D8Eh	I	E0Eh	I	E8Eh	I	F0Eh	I	F8Eh	
C0Fh	_	C8Fh	_	D0Fh	-	D8Fh	1	E0Fh	1	E8Fh	1	F0Fh	1	F8Fh	
C10h	_	C90h	_	D10h	-	D90h	1	E10h	1	E90h	1	F10h	1	F90h	
C11h	_	C91h	_	D11h	_	D91h		E11h	1	E91h		F11h		F91h	
C12h	_	C92h	_	D12h		D92h		E12h	I	E92h		F12h		F92h	
C13h	_	C93h	_	D13h	_	D93h		E13h		E93h		F13h		F93h	
C14h	_	C94h	_	D14h	_	D94h		E14h		E94h		F14h		F94h	
C15h	_	C95h	_	D15h		D95h	I	E15h	I	E95h	I	F15h	I	F95h	
C16h	_	C96h	_	D16h	-	D96h	1	E16h	1	E96h	1	F16h	1	F96h	
C17h	_	C97h	_	D17h	_	D97h		E17h	1	E97h		F17h		F97h	
C18h	_	C98h	_	D18h	_	D98h		E18h		E98h		F18h		F98h	See Table 3-13
C19h	_	C99h	_	D19h	_	D99h		E19h		E99h		F19h		F99h	
C1Ah	_	C9Ah	_	D1Ah	_	D9Ah		E1Ah		E9Ah		F1Ah		F9Ah	
C1Bh	_	C9Bh		D1Bh	_	D9Bh	_	E1Bh	_	E9Bh	_	F1Bh	_	F9Bh	
C1Ch	_	C9Ch	_	D1Ch	_	D9Ch		E1Ch		E9Ch		F1Ch		F9Ch	
C1Dh	_	C9Dh	_	D1Dh	_	D9Dh		E1Dh		E9Dh		F1Dh		F9Dh	
C1Eh	_	C9Eh		D1Eh	_	D9Eh	_	E1Eh	_	E9Eh	_	F1Eh	_	F9Eh	
C1Fh	_	C9Fh		D1Fh	_	D9Fh	_	E1Fh	_	E9Fh	_	F1Fh	_	F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'														
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses		Accesses												
	70h – 7Fh		70h – 7Fh												
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

**Legend:** = Unimplemented data memory locations, read as '0'.

TABLE 3-11: PIC16F1933/1936/1938 MEMORY MAP, BANK 15

	Bank 15	
791h	LCDCON	
792h	LCDPS	
793h	LCDREF	
794h	LCDCST	
795h	LCDRL	
796h	_	
797h	_	
797H	LCDSE0	
799h	LCDSE1	
	LODGET	
79Ah	_	
79Bh	<del>-</del>	
79Ch	_	
79Dh	_	
79Eh	_	
79Fh	_	
7A0h 7A1h	LCDDATA0 LCDDATA1	
7A111 7A2h	LCDDAIAI	
7A211 7A3h	LCDDATA3	
7A4h	LCDDATA4	
7A5h	_	
7A6h	LCDDATA6	
7A7h	LCDDATA7	
7A8h	_	
7A9h	LCDDATA9	
7AAh	LCDDATA10	
7ABh	_	
7ACh	_	
7ADh	_	
7AEh	_	
7AFh	_	
7B0h	_	
7B1h	_	
7B2h	_	
7B3h	_	
7B4h	_	
7B5h	_	
7B6h	_	
7B7h	_	
7B8h		
	Unimplemented Read as '0'	
7EFh		
Legend:		I ata memory locations, read
as	'0'.	

TABLE 3-12: PIC16F1934/1937/1939 MEMORY MAP, BANK 15

		,
	Bank 15	
791h	LCDCON	
792h	LCDPS	
793h	LCDREF	
794h	LCDCST	
795h	LCDRL	
796h	_	
797h		
798h	LCDSE0	
799h	LCDSE1	
79Ah	LCDSE2	
79Bh	_	
79Ch	_	
79Dh	_	
79Eh	_	
79Fh	_	
7A0h	LCDDATA0	
7A1h	LCDDATA1	
7A2h	LCDDATA2	
7A3h	LCDDATA3	
7A4h	LCDDATA4	
7A5h 7A6h	LCDDATA5 LCDDATA6	
7A7h	LCDDATA6 LCDDATA7	
7A8h	LCDDATA8	
7A9h	LCDDATA9	
7AAh	LCDDATA10	
7ABh	LCDDATA11	
7ACh	-	
7ADh	_	
7AEh	_	
7AFh	_	
7B0h	_	
7B1h	_	
7B2h	_	
7B2h	_	
7B4h		
7B5h	_	
7B6h	_	
7B7h	_	
7B8h		
	Unimplemented Read as '0'	
7EFh		
Legend:	= I Inimplemented d	ata memory locations, read
	as '0'.	ata memory iocations, read

TABLE 3-13: PIC16F193X/LF193X MEMORY MAP, BANK 31

		Bank 31	
	F8Ch		
		Unimplemented Read as '0'	
	FE3h	OTATUO OUAD	
	FE4h	STATUS_SHAD	
	FE5h	WREG_SHAD	
	FE6h	BSR_SHAD	
	FE7h	PCLATH_SHAD	
	FE8h	FSR0L_SHAD	
	FE9h	FSR0H_SHAD	
	FEAh	FSR1L_SHAD	
	FEBh	FSR1H_SHAD	
	FECh	_	
	FEDh	STKPTR	
	FEEh	TOSL	
	FEFh	TOSH	
Lege		= Unimplemented data m '0'.	nemory locations, read

# 3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	41
	1	42
	2	43
	3	44
	4	45
	5	46
PIC16F193X/LF193X	6	47
11010110070211007	7	48
	8	49
	9-14	50
	15	51
	16-30	53
	31	54

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 0											
000h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	of FSR0H/F	SR0L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
001h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	of FSR1H/F	SR1L to addre	ess data mei	mory		xxxx xxxx	xxxx xxxx
002h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
003h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
004h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ad	Idress 0 Low	Pointer			•	•	0000 0000	uuuu uuuu
005h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ad	ldress 0 High	Pointer					0000 0000	0000 0000
006h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ad	Idress 1 Low	Pointer					0000 0000	uuuu uuuu
007h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ad	Idress 1 High	Pointer					0000 0000	0000 0000
008h <sup>(2)</sup>	BSR	_	BSR<4:0>								
009h <sup>(2)</sup>	WREG	Working Register								0000 0000	uuuu uuuu
00Ah <sup>(1, 2)</sup>	PCLATH	Write Buffer for the upper 7 bits of the Program Counter								-000 0000	-000 0000
00Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Ch	PORTA	PORTA Dat	ta Latch wher	written: POF	RTA pins whe	n read		•	•	xxxx xxxx	uuuu uuuu
00Dh	PORTB	PORTB Da	ta Latch whe	n written: POF	RTB pins whe	n read				xxxx xxxx	uuuu uuuu
00Eh	PORTC	PORTC Da	ta Latch whe	n written: POF	RTC pins whe	en read				xxxx xxxx	uuuu uuuu
00Fh <sup>(3)</sup>	PORTD	PORTD Da	ta Latch whe	n written: POF	RTD pins whe	en read				xxxx xxxx	uuuu uuuu
010h	PORTE	_	_	_	_	RE3	RE2 <sup>(3)</sup>	RE1 <sup>(3)</sup>	RE0 <sup>(3)</sup>	xxxx	uuuu
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	0000 00-0	0000 00-0
013h	PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	-000 0-0-	-000 0-0-
014h	_	Unimpleme	nted							_	_
015h	TMR0	Timer0 Mod	dule Register							xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Re	gister for the	Least Signific	ant Byte of th	e 16-bit TMR	1 Register			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Re	gister for the	Most Significa	ant Byte of the	e 16-bit TMR1	Register			xxxx xxxx	uuuu uuuu
018h	T1CON	TMR10	CS<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer 2 Module Register								0000 0000	0000 0000
01Bh	PR2	Timer 2 Per	riod Register							1111 1111	1111 1111
01Ch	T2CON	_		T2OUTI	PS<3:0>		TMR2ON	T2CKF	'S<1:0>	-000 0000	-000 0000
01Dh	_	Unimpleme	nted							_	_
01Eh	CPSCON0	CPSON	CPSRM <sup>(4)</sup>	_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	0 0000	0 0000
01Fh	CPSCON1	_	_	_	_		CPSCH	<3:0>		0000	0000

 $\begin{tabular}{ll} \textbf{Legend:} & $x$ = unknown, $u$ = unchanged, $q$ = value depends on condition, $-$ = unimplemented, read as '0', $r$ = reserved. \\ & Shaded locations are unimplemented, read as '0'. \\ \end{tabular}$ 

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

#### **TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 1											
080h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	of FSR0H/F	SR0L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
081h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	of FSR1H/F	SR1L to addre	ess data mei	mory		xxxx xxxx	xxxx xxxx
082h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
083h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
084h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ac	Idress 0 Low	Pointer					0000 0000	uuuu uuuu
085h <sup>(2)</sup>	FSR0H	, ,							0000 0000	0000 0000	
086h <sup>(2)</sup>	FSR1L	Indirect Data Memory Address 1 Low Pointer							0000 0000	uuuu uuuu	
087h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	Idress 1 High	Pointer					0000 0000	0000 0000
088h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
089h <sup>(2)</sup>	WREG	Working Re	gister							0000 0000	uuuu uuuu
08Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Coun	iter			-000 0000	-000 0000
08Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
08Ch	TRISA	PORTA Data Direction Register						1111 1111	1111 1111		
08Dh	TRISB	PORTB Da	ta Direction R	tegister						1111 1111	1111 1111
08Eh	TRISC	PORTC Da	ta Direction F	Register						1111 1111	1111 1111
08Fh <sup>(3)</sup>	TRISD	PORTD Da	ta Direction F	Register						1111 1111	1111 1111
090h	TRISE	_	_	_	_	TRISE3	TRISE2 <sup>(3)</sup>	TRISE1(3)	TRISE0(3)	1111	1111
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	0000 00-0	0000 00-0
093h	PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	-000 0-0-	-000 0-0-
094h	_	Unimpleme	nted			•				_	_
095h	OPTION_REG	WPUEN	INTEDG	TMROCS	TMROSE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu
097h	WDTCON	_	_		٧	VDTPS<4:0>	•	•	SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_			TUN<5	:0>			00 0000	00 0000
099h	OSCCON	SPLLEN		IRCF	<3:0>		_	SCS	<1:0>	0011 1-00	0011 1-00
09Ah	OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	00q0 0q0-	qqqq qq0-
09Bh	ADRESL	A/D Result	Register Low		L	1	ı			xxxx xxxx	uuuu uuuu
09Ch	ADRESH	A/D Result	Register High	1						xxxx xxxx	uuuu uuuu
09Dh	ADCON0	_			CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPREF1	ADPREF0	0000 -000	0000 -000
09Fh	_	Unimpleme	nted							_	_

 ${\bf x}$  = unknown,  ${\bf u}$  = unchanged,  ${\bf q}$  = value depends on condition, - = unimplemented, read as '0',  ${\bf r}$  = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.

<sup>4:</sup> The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 2											
100h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	mory		xxxx xxxx	xxxx xxxx
101h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	mory		xxxx xxxx	xxxx xxxx
102h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000
103h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
104h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ad	Idress 0 Low	Pointer					0000 0000	uuuu uuuu
105h <sup>(2)</sup>	FSR0H	Indirect Data Memory Address 0 High Pointer							0000 0000	0000 0000	
106h <sup>(2)</sup>	FSR1L	Indirect Data Memory Address 1 Low Pointer							0000 0000	uuuu uuuu	
107h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000
108h <sup>(2)</sup>	BSR	_	_	_		!	BSR<4:0>			0 0000	0 0000
109h <sup>(2)</sup>	WREG	Working Re	gister							0000 0000	uuuu uuuu
10Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
10Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
10Ch	LATA	PORTA Dat	ta Latch		•			•	•	xxxx xxxx	uuuu uuuu
10Dh	LATB	PORTB Da	ta Latch							xxxx xxxx	uuuu uuuu
10Eh	LATC	PORTC Da	ta Latch							xxxx xxxx	uuuu uuuu
10Fh <sup>(3)</sup>	LATD	PORTD Da	ta Latch							xxxx xxxx	uuuu uuuu
110h	LATE	_	_	_	_	LATE3	LATE2 <sup>(3)</sup>	LATE1 <sup>(3)</sup>	LATEO(3)	xxx	uuu
111h	CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NC	H<1:0>	000000	000000
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
114h	CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	_	C2NC	H<1:0>	000000	000000
115h	CMOUT	_	_	_	_	_	_	MC2OUT	MC10UT	00	00
116h	BORCON	SBOREN	_	_	_	_	_	_	BORRDY	1q	uu
117h	FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFV	R<1:0>	0q00 0000	0q00 0000
118h	DACCON0	DACEN	DACLPS	DACOE		DACPS	S<1:0>		DACNSS	000- 00-0	000- 00-0
119h	DACCON1						ACR<4:0>			0 0000	0 0000
11Ah	SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
11Ch	_	Unimpleme	nted							_	_
11Dh	APFCON	_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	-000 0000	-000 0000
11Eh	_	Unimpleme	nted							_	_
11Fh	_	Unimpleme	nted							_	_

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

# TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 3						•					•
180h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	of FSR0H/F	SR0L to addre	ess data mei	mory		xxxx xxxx	xxxx xxxx
181h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	of FSR1H/F	SR1L to addre	ess data mei	mory		xxxx xxxx	xxxx xxxx
182h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
183h <sup>(2)</sup>	STATUS	_	_	ı	TO	PD	Z	DC	С	1 1000	q quuu
184h <sup>(2)</sup>	FSR0L	Indirect Dat	ta Memory Ad	Idress 0 Low	Pointer					0000 0000	uuuu uuuu
185h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ad	ldress 0 High	Pointer					0000 0000	0000 0000
186h <sup>(2)</sup>	FSR1L	Indirect Dat	Indirect Data Memory Address 1 Low Pointer								uuuu uuuu
187h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ad	ldress 1 High	Pointer					0000 0000	0000 0000
188h <sup>(2)</sup>	BSR	_	_	_		E	3SR<4:0>			0 0000	0 0000
189h <sup>(2)</sup>	WREG	Working Re	egister		•					0000 0000	uuuu uuuu
18Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Coun	ter			-000 0000	-000 0000
18Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
18Ch	ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	11 1111	11 1111
18Dh	ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111	11 1111
18Eh	_	Unimpleme	ented							_	_
18Fh <sup>(3)</sup>	ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	1111 1111	1111 1111
190h <sup>(3)</sup>	ANSELE	_	_	_	_	_	ANSE2	ANSE1	ANSE0	111	111
191h	EEADRL	EEPROM /	Program Me	mory Address	Register Lov	v Byte				0000 0000	0000 0000
192h	EEADRH	_	EEPROM / F	Program Mem	ory Address	Register High	Byte			-000 0000	-000 0000
193h	EEDATL	EEPROM /	Program Me	mory Read Da	ata Register L	ow Byte				xxxx xxxx	uuuu uuuu
194h	EEDATH	_	_	EEPROM / F	Program Mem	ory Read Data	a Register H	igh Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	000p 0000
196h	EECON2	EEPROM o	control registe	r 2						0000 0000	0000 0000
197h	_	Unimpleme	ented							_	_
198h	_	Unimpleme	ented							_	_
199h	RCREG	USART Re	ceive Data R	egister						0000 0000	0000 0000
19Ah	TXREG	USART Transmit Data Register							0000 0000	0000 0000	
19Bh	SPBRGL				BRG<	7:0>				0000 0000	0000 0000
19Ch	SPBRGH				BRG<1	15:8>				0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
19Fh	BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 4											
200h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addre	ess data me	mory		xxxx xxxx	xxxx xxxx
201h <sup>(2)</sup>	INDF1		this location ical register)		xxxx xxxx	xxxx xxxx					
202h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L		0000 0000	0000 0000					
203h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h <sup>(2)</sup>	FSR0L	Indirect Dat	ndirect Data Memory Address 0 Low Pointer								uuuu uuuu
205h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ac	ddress 0 High	Pointer					0000 0000	0000 0000
206h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ac		0000 0000	uuuu uuuu					
207h <sup>(2)</sup>	FSR1H	Indirect Dat	direct Data Memory Address 1 High Pointer								0000 0000
208h <sup>(2)</sup>	BSR	_	— — BSR<4:0>								0 0000
209h <sup>(2)</sup>	WREG	Working Re	Vorking Register								uuuu uuuu
20Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter								-000 0000
20Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
20Ch	_	Unimpleme	nted							_	_
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
20Eh	_	Unimpleme	nted							_	_
20Fh	_	Unimpleme	nted							_	_
210h	WPUE	_	_	_	_	WPUE3	_	_	_	1	1
211h	SSPBUF	Synchronou	us Serial Port	Receive Buff	er/Transmit R	Register				xxxx xxxx	uuuu uuuu
212h	SSPADD				ADD<	7:0>				0000 0000	0000 0000
213h	SSPMSK				MSK<	7:0>				1111 1111	1111 1111
214h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSPCON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		0000 0000	0000 0000
216h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	_	Unimpleme	nted					•	•	_	_
219h	_	Unimpleme	nted							_	_
21Ah	_	Unimpleme	Unimplemented								_
21Bh	_	Unimpleme	Unimplemented								_
21Ch	_	Unimpleme	Unimplemented								_
21Dh	_	Unimpleme	nted							_	_
21Eh	_	Unimpleme	nted			_	_				
21Fh	_	Unimpleme	nted							_	_

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

#### **TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 5											
280h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addre	ess data mei	mory		xxxx xxxx	xxxx xxxx
281h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addre	ess data mei	mory		xxxx xxxx	xxxx xxxx
282h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000
283h <sup>(2)</sup>	STATUS	_	-	_	TO	PD	Z	DC	С	1 1000	q quuu
284h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ad	dress 0 Low	Pointer					0000 0000	uuuu uuuu
285h <sup>(2)</sup>	FSR0H	Indirect Dat	ndirect Data Memory Address 0 High Pointer								0000 0000
286h <sup>(2)</sup>	FSR1L	Indirect Dat	ndirect Data Memory Address 1 Low Pointer								uuuu uuuu
287h <sup>(2)</sup>	FSR1H	Indirect Dat	, ,							0000 0000	0000 0000
288h <sup>(2)</sup>	BSR	_	BSR<4:0>							0 0000	0 0000
289h <sup>(2)</sup>	WREG	Working Re	orking Register (							0000 0000	uuuu uuuu
28Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter							-000 0000	-000 0000
28Bh <sup>(2)</sup>	INTCON	GIE							0000 000x	0000 000u	
28Ch		Unimpleme	nted							_	_
28Dh		Unimpleme	nted							_	_
28Eh		Unimpleme	nted							_	_
28Fh		Unimpleme	nted							_	_
290h		Unimpleme	nted							_	_
291h	CCPR1L	Capture/Co	mpare/PWM	Register 1 (L	SB)					xxxx xxxx	uuuu uuuu
292h	CCPR1H	Capture/Co	mpare/PWM	Register 1 (M	ISB)					xxxx xxxx	uuuu uuuu
293h	CCP1CON	P1M	<1:0>	DC1E	3<1:0>		CCP1M	<3:0>		0000 0000	0000 0000
294h	PWM1CON	P1RSEN			F	P1DC<6:0>				0000 0000	0000 0000
295h	CCP1AS	CCP1ASE	(	CCP1AS<2:0	>	PSS1A	C<1:0>	PSS1B	D<1:0>	0000 0000	0000 0000
296h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	_	Unimpleme	nted							_	_
298h	CCPR2L	Capture/Co	mpare/PWM	Register 2 (L	SB)					xxxx xxxx	uuuu uuuu
299h	CCPR2H	Capture/Co	re/Compare/PWM Register 2 (MSB)							xxxx xxxx	uuuu uuuu
29Ah	CCP2CON	P2M	P2M<1:0> DC2B<1:0> CCP2M<3:0>							0000 0000	0000 0000
29Bh	PWM2CON	P2RSEN							0000 0000	0000 0000	
29Ch	CCP2AS	CCP2ASE	(	CCP2AS<2:0	>	PSS2A	C<1:0>	PSS2B	D<1:0>	0000 0000	0000 0000
29Dh	PSTR2CON	_	_	_	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 0001	0 0001
29Eh	CCPTMRS0	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	0000 0000	0000 0000
29Fh	CCPTMRS1	_	_	_	_	_	_	C5TSE	L<1:0>	00	00

 ${\bf x}$  = unknown,  ${\bf u}$  = unchanged,  ${\bf q}$  = value depends on condition, - = unimplemented, read as '0',  ${\bf r}$  = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.

<sup>4:</sup> The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 6											
300h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	of FSR0H/FS	SR0L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
301h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	of FSR1H/FS	SR1L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
302h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
303h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
304h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ad	ddress 0 Low	Pointer			•	•	0000 0000	uuuu uuuu
305h <sup>(2)</sup>	FSR0H	Indirect Dat	rect Data Memory Address 0 High Pointer							0000 0000	0000 0000
306h <sup>(2)</sup>	FSR1L	Indirect Dat	rect Data Memory Address 1 Low Pointer							0000 0000	uuuu uuuu
307h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ad	ddress 1 High	Pointer					0000 0000	0000 0000
308h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
309h <sup>(2)</sup>	WREG	Working Re	gister	•						0000 0000	uuuu uuuu
30Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the P	rogram Cour	nter			-000 0000	-000 0000
30Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
30Ch	_	Unimpleme	nted					•		_	_
30Dh	_	Unimpleme	nted							_	_
30Eh	_	Unimpleme	nted							_	_
30Fh	_	Unimpleme	nted							_	_
310h	_	Unimpleme	nted							_	_
311h	CCPR3L	Capture/Co	mpare/PWM	Register 3 (L	SB)					xxxx xxxx	uuuu uuuu
312h	CCPR3H	Capture/Co	mpare/PWM	Register 3 (M	ISB)					xxxx xxxx	uuuu uuuu
313h	CCP3CON	P3M	<1:0>	DC3B	S<1:0>		CCP3M	<1:0>		0000 0000	0000 0000
314h	PWM3CON	P3RSEN			P	3DC<6:0>				0000 0000	0000 0000
315h	CCP3AS	CCP3ASE	(	CCP3AS<2:0	>	PSS3A	C<1:0>	PSS3E	D<1:0>	0000 0000	0000 0000
316h	PSTR3CON	_	_	_	STR3SYNC	STR3D	STR3C	STR3B	STR3A	0 0001	0 0001
317h	_	Unimpleme	nted					•		_	_
318h	CCPR4L	Capture/Co	mpare/PWM	Register 4 (L	SB)					xxxx xxxx	uuuu uuuu
319h	CCPR4H	Capture/Co	mpare/PWM	Register 4 (M	ISB)					xxxx xxxx	uuuu uuuu
31Ah	CCP4CON	_	_	DC4B	3<1:0>		CCP4M	<3:0>		00 0000	00 0000
31Bh	_	Unimplemented							_	_	
31Ch	CCPR5L	Capture/Co	Capture/Compare/PWM Register 5 (LSB)							xxxx xxxx	uuuu uuuu
31Dh	CCPR5H	Capture/Co	mpare/PWM	Register 5 (M	ISB)					xxxx xxxx	uuuu uuuu
31Eh	CCP5CON	DC5B<1:0> CCP5M<3:0>							00 0000	00 0000	
31Fh	_	Unimpleme	nimplemented							_	_

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

# TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 7											
380h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	of FSR0H/F	SR0L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
381h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	of FSR1H/F	SR1L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
382h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
383h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ac	Idress 0 Low	Pointer	•		•		0000 0000	uuuu uuuu
385h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
386h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ac	Idress 1 Low	Pointer					0000 0000	uuuu uuuu
387h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	Idress 1 High	Pointer					0000 0000	0000 0000
388h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
389h <sup>(2)</sup>	WREG	Working Re	gister							0000 0000	uuuu uuuu
38Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
38Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
38Ch	_	Unimpleme	nted						•	_	_
38Dh	_	Unimpleme	nted							_	_
38Eh	_	Unimpleme	nted							_	_
38Fh	_	Unimpleme	nted							_	_
390h	_	Unimpleme	nted							_	_
391h	_	Unimpleme	nted							_	_
392h	_	Unimpleme	nted							_	_
393h	_	Unimpleme	nted							_	_
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
397h	_	Unimpleme	nted		•	•				_	_
398h	_	Unimpleme	nted							_	_
399h	_	Unimpleme	nted							_	_
39Ah	_	Unimpleme	nimplemented							_	_
39Bh	_	Unimpleme	nted							_	_
39Ch	_	Unimpleme	nted							_	_
39Dh	_	Unimpleme	nted							_	_
39Eh	_	Unimpleme	nted							_	_
39Fh	_	Unimpleme	Jnimplemented								_

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 8											
400h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	of FSR0H/F	SR0L to addr	ess data men	nory		xxxx xxxx	xxxx xxxx
401h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	of FSR1H/F	SR1L to addr	ess data mer	nory		xxxx xxxx	xxxx xxxx
402h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
403h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h <sup>(2)</sup>	FSR0L	Indirect Dat	ta Memory Ad	ddress 0 Low	Pointer					0000 0000	uuuu uuuu
405h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ac	ddress 0 High	Pointer					0000 0000	0000 0000
406h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ad	ddress 1 Low	Pointer					0000 0000	uuuu uuuu
407h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ad	ddress 1 High	Pointer					0000 0000	0000 0000
408h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
409h <sup>(2)</sup>	WREG	Working Re	egister							0000 0000	uuuu uuuu
40Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
40Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
40Ch	_	Unimpleme	nted		•					_	_
40Dh	_	Unimpleme	nted							_	_
40Eh	_	Unimpleme	nted							_	_
40Fh	_	Unimpleme	nted							_	_
410h	_	Unimpleme	nted							_	_
411h	_	Unimpleme	nted							_	_
412h	_	Unimpleme	nted							_	_
413h	_	Unimpleme	nted							_	_
414h	_	Unimpleme	nted							_	_
415h	TMR4	Timer 4 Mo	dule Register	•						0000 0000	0000 0000
416h	PR4	Timer 4 Per	riod Register							1111 1111	1111 1111
417h	T4CON	_		T4OUT	PS<3:0>		TMR4ON	T4CKF	PS<1:0>	-000 0000	-000 0000
418h	_	Unimpleme	nted							_	_
419h	_	Unimpleme	nted							_	_
41Ah	_	Unimpleme	nted							_	_
41Bh	_	Unimpleme	nted							_	_
41Ch	TMR6	Timer 6 Mo	dule Register	r						0000 0000	0000 0000
41Dh	PR6	Timer 6 Per	Timer 6 Period Register							1111 1111	1111 1111
41Eh	T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKF	PS<1:0>	-000 0000	-000 0000
41Fh	_	Unimpleme	nted							_	_

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

# TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value or POR, BO		er
Banks 9	-14											
x00h/ x80h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mei	mory		xxxx xx	x xxxx x	CXXX
x00h/ x81h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mei	mory		xxxx xx	x xxxx x	CXXX
x02h/ x82h <sup>(2)</sup>	PCL	Program Co	ram Counter (PC) Least Significant Byte								0 0000 0	000
x03h/ x83h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 10	0q q	<u>q</u> uuu
x04h/ x84h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ad	dress 0 Low	Pointer					0000 00	0 uuuu u	ıuuu
x05h/ x85h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 00	0 0000 0	000
x06h/ x86h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ad	Idress 1 Low	Pointer					0000 00	0 uuuu u	ıuuu
x07h/ x87h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 00	0 0000 0	000
x08h/ x88h <sup>(2)</sup>	BSR	_	_	_		I	BSR<4:0>			0 00	00 0	0000
x09h/ x89h <sup>(2)</sup>	WREG	Working Re	egister							0000 00	0 uuuu u	ıuuu
x0Ah/ x8Ah <sup>(1),(2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	iter			-000 00	0 -000 0	000
x0Bh/ x8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 00	x 0000 0	)00u
x0Ch/ x8Ch	_	Unimpleme	nimplemented							_	_	
x1Fh/ x9Fh												

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', <math>x = reserved. Shaded locations are unimplemented, read as '0'.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 15		•	<u> </u>	•	<u> </u>	•	•			'	•
780h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	of FSR0H/F	SR0L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
781h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	of FSR1H/F	SR1L to addr	ess data mei	mory		xxxx xxxx	xxxx xxxx
782h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
783h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
784h <sup>(2)</sup>	FSR0L	Indirect Dat	ta Memory Ad	dress 0 Low	Pointer					0000 0000	uuuu uuuu
785h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
786h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu
787h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ac	dress 1 High	Pointer					0000 0000	0000 0000
788h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
789h <sup>(2)</sup>	WREG	Working Re	egister		ı					0000 0000	uuuu uuuu
78Ah <sup>(1, 2)</sup>	PCLATH	_	ř	for the upper	7 bits of the F	Program Coun	nter			-000 0000	-000 0000
78Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	
78Ch	_	Unimpleme	l	1		1	1			_	_
78Dh	_	Unimpleme									_
78Eh		Unimpleme									
78Fh		Unimpleme									_
790h	_									_	_
		Unimpleme		WEDD		00.	4.0.	LAUIS	/ .d.O.	-	
791h	LCDCON	LCDEN	SLPEN	WERR	-	CS<			<b>&lt;</b> <1:0>	000- 0011	000- 0011
792h	LCDPS	WFT	BIASMD	LCDA	WA	\# ODODE	LP<3			0000 0000	0000 0000
793h	LCDREF	LCDIRE	LCDIRS	LCDIRI	_	VLCD3PE		VLCD1PE	_	000- 000-	000- 000-
794h	LCDCST		_		_	_		CDCST<2:0		000	000
795h	LCDRL		P<1:0>	LRLBI	P<1:0>	_		LRLAT<2:0>	•	0000 -000	0000 -000
796h	_	Unimpleme								_	_
797h	_	Unimpleme	nted							_	_
798h	LCDSE0				SE<7	:0>				0000 0000	uuuu uuuu
799h	LCDSE1				SE<1	5:8>				0000 0000	uuuu uuuu
79Ah	LCDSE2 <sup>(3)</sup>				SE<23	:16>				0000 0000	uuuu uuuu
79Bh	_	Unimpleme	nted							_	_
79Ch	_	Unimpleme	nted							_	_
79Dh	_	Unimpleme	ented							_	_
79Eh	_	Unimpleme	nted							_	_
79Fh	_	Unimpleme	nted								_
7A0h	LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	xxxx xxxx	uuuu uuuu
7A1h	LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	xxxx xxxx	uuuu uuuu
7A2h	LCDDATA2 <sup>(3)</sup>	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	xxxx xxxx	uuuu uuuu
7A3h	LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	xxxx xxxx	uuuu uuuu
7A4h	LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	xxxx xxxx	uuuu uuuu
7A5h	LCDDATA5 <sup>(3)</sup>	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	xxxx xxxx	uuuu uuuu

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

	1	1	l				ı	,			l
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 15	(Continued)										
7A6h	LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	xxxx xxxx	uuuu uuuu
7A7h	LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	xxxx xxxx	uuuu uuuu
7A8h	LCDDATA8 <sup>(3)</sup>	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	xxxx xxxx	uuuu uuuu
7A9h	LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	xxxx xxxx	uuuu uuuu
7AAh	LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	xxxx xxxx	uuuu uuuu
7ABh	LCDDATA11 <sup>(3)</sup>	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	xxxx xxxx	uuuu uuuu
7ACh — 7EFh	_	Unimpleme	ented							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Banks 1	6-30										
x00h/ x80h <sup>(2)</sup>	INDF0		dressing this location uses contents of FSR0H/FSR0L to address data memory t a physical register)							xxxx xxxx	xxxx xxxx
x00h/ x81h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data me	mory		xxxx xxxx	xxxx xxxx
x02h/ x82h <sup>(2)</sup>	PCL	Program Co	n Counter (PC) Least Significant Byte								0000 0000
x03h/ x83h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h/ x84h <sup>(2)</sup>	FSR0L	Indirect Da	ta Memory Ad	Idress 0 Low	Pointer					0000 0000	uuuu uuuu
x05h/ x85h <sup>(2)</sup>	FSR0H	Indirect Date	ta Memory Ad	ldress 0 High	Pointer					0000 0000	0000 0000
x06h/ x86h <sup>(2)</sup>	FSR1L	Indirect Date	ta Memory Ad	Idress 1 Low	Pointer					0000 0000	uuuu uuuu
x07h/ x87h <sup>(2)</sup>	FSR1H	Indirect Date	ta Memory Ad	ldress 1 High	Pointer					0000 0000	0000 0000
x08h/ x88h <sup>(2)</sup>	BSR	_	_	_		I	BSR<4:0>			0 0000	0 0000
x09h/ x89h <sup>(2)</sup>	WREG	Working Re	egister							0000 0000	uuuu uuuu
x0Ah/ x8Ah <sup>(1),(2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
x0Bh/ x8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
x0Ch/ x8Ch — x1Fh/ x9Fh	_	Unimpleme	Inimplemented							_	_

**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

# TABLE 3-14: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 31											
F80h <sup>(2)</sup>	INDF0	_	this location ical register)	uses content	s of FSR0H/F	SR0L to addr	ess data me	mory		xxxx xxxx	xxxx xxxx
F81h <sup>(2)</sup>	INDF1		this location ical register)	uses content	s of FSR1H/F	SR1L to addre	ess data me	mory		xxxx xxxx	xxxx xxxx
F82h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	ant Byte					0000 0000	0000 0000
F83h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
F84h <sup>(2)</sup>	FSR0L	Indirect Dat	ta Memory Ac	Idress 0 Low	Pointer					0000 0000	uuuu uuuu
F85h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
F86h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ac	Idress 1 Low	Pointer					0000 0000	uuuu uuuu
F87h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000
F88h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
F89h <sup>(2)</sup>	WREG	Working Re	egister							0000 0000	uuuu uuuu
F8Ah <sup>(1),(2</sup> )	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
F8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
F8Ch —	_	Unimpleme	ented							_	_
FE3h			1				1	T	1		
FE4h	STATUS_ SHAD						Z	DC	С	xxx	uuu
FE5h	WREG_ SHAD	Working Re	egister Norma	I (Non-ICD) S	Shadow					xxxx xxxx	uuuu uuuu
FE6h	BSR_ SHAD				Bank Select	Register Norr	mal (Non-ICI	D) Shadow		x xxxx	u uuuu
FE7h	PCLATH_ SHAD		Program Co	unter Latch H	ligh Register I	Normal (Non-I	CD) Shadow	/		-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Dat	I ta Memory Ad	Idress 0 Low	Pointer Norm	al (Non-ICD)	Shadow			xxxx xxxx	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Date	ta Memory Ad	ldress 0 High	Pointer Norn	nal (Non-ICD)	Shadow			xxxx xxxx	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Dat	ndirect Data Memory Address 1 Low Pointer Normal (Non-ICD) Shadow							xxxx xxxx	uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Dat	ndirect Data Memory Address 1 High Pointer Normal (Non-ICD) Shadow							xxxx xxxx	uuuu uuuu
FECh	_	Unimpleme	ented							_	_
FEDh	STKPTR	_	_	_	Current Stac	k pointer				1 1111	1 1111
FEEh	TOSL	Top of Stac	k Low byte		•					xxxx xxxx	uuuu uuuu
FEFh	TOSH	_	Top of Stack High byte							-xxx xxxx	-uuu uuuu


Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- 2: These registers can be addressed from any bank.
- 3: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.
- 4: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936/1937 devices.

### 3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-5 shows the five situations for the loading of the PC.

FIGURE 3-5: LOADING OF PC IN DIFFERENT SITUATIONS



### 3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

### 3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, "Implementing a Table Read" (DS00556).

#### 3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

#### 3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching,  $_{\rm BRW}$  and  $_{\rm BRA}$ . The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

#### 3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-3 and 3-3). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit = 0 (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

#### 3.4.1 ACCESSING THE STACK


The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.


**Note:** Care should be taken when modifying the STKPTR while interrupts are enabled.


During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STK-PTR.


Reference Figure 3-6 through Figure 3-9 for examples of accessing the stack.

FIGURE 3-6: ACCESSING THE STACK EXAMPLE 1









### 3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is set to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

# 3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- · Traditional Data Memory
- · Linear Data Memory
- Program Flash Memory

**FIGURE 3-10: INDIRECT ADDRESSING** 0x0000 0x0000 **Traditional Data Memory** 0x0FFF 0x0FFF 0x1000 Reserved 0x1FFF 0x2000 Linear **Data Memory** 0x29AF 0x29B0 Reserved **FSR** 0x7FFF Address 0x8000 0x0000 Range Program Flash Memory 0xFFFF 0x7FFF Note: Not all memory regions are completely implemented. Consult device memory tables for memory limits.

### 3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-11: TRADITIONAL DATA MEMORY MAP




#### 3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-12: LINEAR DATA MEMORY MAP



#### 3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-13: PROGRAM FLASH MEMORY MAP



**NOTES:** 

# 4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2 registers, Code Protection and Device ID.

# 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 register at 8007h and Configuration Word 2 register at 8008h.

#### **REGISTER 4-1: CONFIGURATION WORD 1**

R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	CP
bit 13						bit 7

| R/P-1/1 |
|---------|---------|---------|---------|---------|---------|---------|
| MCLRE   | PWRTE   | WDTE1   | WDTE0   | FOSC2   | FOSC1   | FOSC0   |
| bit 6   |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared P = Programmable bit

bit 13 FCMEN: Fail-Safe Clock Monitor Enable bit

1 = Fail-Safe Clock Monitor is enabled

0 = Fail-Safe Clock Monitor is disabled

bit 12 IESO: Internal External Switchover bit

1 = Internal/External Switchover mode is enabled 0 = Internal/External Switchover mode is disabled

bit 11 CLKOUTEN: Clock Out Enable bit

1 = CLKOUT function is disabled. I/O or oscillator function on RA6/CLKOUT

0 = CLKOUT function is enabled on RA6/CLKOUT

bit 10-9 **BOREN<1:0>:** Brown-out Reset Enable bits<sup>(1)</sup>

11 = BOR enabled

10 = BOR enabled during operation and disabled in Sleep

01 = BOR controlled by SBOREN bit of the PCON register

00 = BOR disabled

bit 8 CPD: Data Code Protection bit<sup>(2)</sup>

1 = Data memory code protection is disabled

0 = Data memory code protection is enabled

bit 7 **CP**: Code Protection bit<sup>(3)</sup>

1 = Program memory code protection is disabled0 = Program memory code protection is enabled

bit 6 MCLRE: RE3/MCLR/VPP Pin Function Select bit

If LVP bit = 1:

This bit is ignored.

If LVP bit = 0:

 $1 = RE3/\overline{MCLR}/VPP$  pin function is  $\overline{MCLR}$ ; Weak pull-up enabled.

0 = RE3/MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUE3

bit..

bit 5 **PWRTE:** Power-up Timer Enable bit<sup>(1)</sup>

1 = PWRT disabled

0 = PWRT enabled

bit 4-3 **WDTE<1:0>:** Watchdog Timer Enable bit

11 = WDT enabled

10 = WDT enabled while running and disabled in Sleep

01 = WDT controlled by the SWDTEN bit in the WDTCON register

00 = WDT disabled

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

2: The entire data EEPROM will be erased when the code protection is turned off during an erase.

3: The entire program memory will be erased when the code protection is turned off.

# REGISTER 4-1: CONFIGURATION WORD 1 (CONTINUED)

bit 2-0 FOSC<2:0>: Oscillator Selection bits

111 = ECH: External Clock, High-Power mode: CLKIN on RA7/OSC1/CLKIN 110 = ECM: External Clock, Medium-Power mode: CLKIN on RA7/OSC1/CLKIN 101 = ECL: External Clock, Low-Power mode: CLKIN on RA7/OSC1/CLKIN

100 = INTOSC oscillator: I/O function on RA7/OSC1/CLKIN 011 = EXTRC oscillator: RC function on RA7/OSC1/CLKIN

010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN

001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN 000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

2: The entire data EEPROM will be erased when the code protection is turned off during an erase.

3: The entire program memory will be erased when the code protection is turned off.

#### **REGISTER 4-2: CONFIGURATION WORD 2**

R/P-1/1	R/P-1/1	U-1	R/P-1/1	R/P-1/1	R/P-1/1	U-1
LVP	DEBUG		BORV	STVREN	PLLEN	_
bit 13						bit 7

U-1	R/P-1/1	R/P-1/1	U-1	U-1	R/P-1/1	R/P-1/1
_	VCAPEN1	VCAPEN0	_	_	WRT1	WRT0
bit 6						bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	P = Programmable bit

bit 13 LVP: Low-Voltage Programming Enable bit<sup>(1)</sup>

1 = Low-voltage programming enabled

0 = High-voltage on MCLR/VPP must be used for programming

bit 12 **DEBUG**: In-Circuit Debugger Mode bit

1 = In-Circuit Debugger disabled, RB6/ICSPCLK and RB7/ICSPDAT are general purpose I/O pins 0 = In-Circuit Debugger enabled, RB6/ICSPCLK and RB7/ICSPDAT are dedicated to the debugger

bit 11 **Unimplemented:** Read as '1'

bit 10 BORV: Brown-out Reset Voltage Selection bit

1 = Brown-out Reset voltage set to 1.9V 0 = Brown-out Reset voltage set to 2.5V

bit 9 STVREN: Stack Overflow/Underflow Reset Enable bit

1 = Stack Overflow or Underflow will cause a Reset 0 = Stack Overflow or Underflow will not cause a Reset

bit 8 PLLEN: PLL Enable bit

1 = 4xPLL enabled

0 = 4xPLL disabled

bit 7-6

Unimplemented: Read as '1'

NOADEN 40 VIII D. 14 O. III E

bit 5-4 VCAPEN<1:0>: Voltage Regulator Capacitor Enable bits<sup>(2)</sup>

00 = VCAP functionality is enabled on RA0 01 = VCAP functionality is enabled on RA5 10 = VCAP functionality is enabled on RA6

11 = No capacitor on VCAP pin

bit 3-2 Unimplemented: Read as '1'

bit 1-0 WRT<1:0>: Flash Memory Self-Write Protection bits

4 kW Flash memory (PIC16F1933/PIC16LF1933 and PIC16F1934/PIC16LF1934 only):

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to FFFh may be modified by EECON control

01 = 000h to 7FFh write-protected, 800h to FFFh may be modified by EECON control

00 = 000h to FFFh write-protected, no addresses may be modified by EECON control

8 kW Flash memory (PIC16F1936/PIC16LF1936 and PIC16F1937/PIC16LF1937 only):

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to 1FFFh may be modified by EECON control

01 = 000h to FFFh write-protected, 1000h to 1FFFh may be modified by EECON control

00 = 000h to 1FFFh write-protected, no addresses may be modified by EECON control

16 kW Flash memory (PIC16F1938/PIC16LF1938 and PIC16F1939/PIC16LF1939 only):

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to 3FFFh may be modified by EECON control

01 = 000h to 1FFFh write-protected, 2000h to 3FFFh may be modified by EECON control

00 = 000h to 3FFFh write-protected, no addresses may be modified by EECON control

Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.

2: Reads as '11' on PIC16LF193X only.

### 4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

### 4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the  $\overline{CP}$  bit in Configuration Word 1. When  $\overline{CP}$  = 0, external reads and writes of program memory are inhibited and a read will return all 'o's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.3** "Write **Protection**" for more information.

### 4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

### 4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

### 4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 4.5 "Device ID and Revision ID"** for more information on accessing these memory locations. For more information on checksum calculation, see the "PIC16193X/PIC16LF193X Memory Programming Specification" (DS41360).

## 4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

# REGISTER 4-3: DEVICEID: DEVICE ID REGISTER<sup>(1)</sup>

R	R	R	R	R	R	R
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2
bit 13						bit 7

R	R	R	R	R	R	R
DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 6						bit 0

Legend:		U = Unimplemented bit, read as '0'
R = Readable bit	W = Writable bit	'0' = Bit is cleared
-n = Value at POR	'1' = Bit is set	x = Bit is unknown

bit 13-5	DEV<8:0>: Device ID bits
	100011001 <b>= PIC16F1933</b>
	100011010 = PIC16F1934
	100011011 <b>= PIC16F1936</b>
	100011100 = PIC16F1937
	100011101 <b>= PIC16F1938</b>
	100011110 = PIC16F1939
	100100001 = PIC16LF1933
	100100010 = PIC16LF1934
	100100011 = PIC16LF1936
	100100100 = PIC16LF1937
	100100101 = PIC16LF1938
	100100110 = PIC16LF1939
bit 4-0	REV<4:0>: Revision ID bits

These bits are used to identify the revision.

Note 1: This location cannot be written.

# 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

## 5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources

The oscillator module can be configured in one of six clock modes.


- 1. EC External clock.
- 2. LP 32 kHz Low-Power Crystal mode.
- XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC).
- 6. INTOSC Internal oscillator.

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high frequency clock sources, designated LFINTOSC, MFINTOSC, and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.

FIGURE 5-1: SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM



### 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated phase-locked-loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHZ (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3** "Clock Switching" for additional information.

### 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - Timer1 Oscillator during run-time, or
  - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

### 5.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has 3 power modes to select from through Configuration Word 1:

- High-power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low-power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC® MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

# FIGURE 5-2: EXTERNAL CLOCK (EC) MODE OPERATION



### 5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.


Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

FIGURE 5-3: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- Note 1: A series resistor (Rs) may be required for quartz crystals with low drive level.
  - 2: The value of RF varies with the Oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
- **Note 1:** Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC® Oscillator Design" (DS00849)
    - AN943, "Practical PIC® Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)

# FIGURE 5-4: CERAMIC RESONATOR OPERATION (XT OR HS MODE)



- Note 1: A series resistor (Rs) may be required for ceramic resonators with low drive level.
  - 2: The value of RF varies with the Oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
  - **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

### 5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 5.4** "**Two-Speed Clock Start-up Mode**").

### 5.2.1.4 4X PLL

The oscillator module contains a 4X PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4X PLL must fall within specifications. See the PLL Clock Timing Specifications in Section 29.0 "Electrical Specifications".

The 4X PLL may be enabled for use by one of two methods:


- Program the PLLEN bit in Configuration Word 2 to a '1'.
- 2. Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Word 2 is programmed to a '1', then the value of SPLLEN is ignored.

#### 5.2.1.5 TIMER1 Oscillator

The Timer1 Oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 Oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching"** for more information.

FIGURE 5-5: QUARTZ CRYSTAL OPERATION (TIMER1 OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC® Oscillator Design" (DS00849)
    - AN943, "Practical PIC® Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)
    - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
    - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)


#### 5.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the state of the CLKOUTEN bit in Configuration Word 1.

Figure 5-6 shows the external RC mode connections.

FIGURE 5-6: EXTERNAL RC MODES



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- · threshold voltage variation
- · component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

#### 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration
  Word 1 to select the INTOSC clock source, which
  will be used as the default system clock upon a
  device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the  $\overline{\text{OSC2/CLKOUT}}$  pin is determined by the state of the  $\overline{\text{CLKOUTEN}}$  bit in Configuration Word 1.

The internal oscillator block has two independent oscillators and a dedicated Phase-Locked Loop, HFPLL that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 2. The **MFINTOSC** (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

#### 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The High Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running and can be utilized.

The High Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High Frequency Internal Oscillator Status Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

#### 5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal **Oscillator Clock Switch Timing**" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running and can be utilized.

## 5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. A value of 0Fh will provide an adjustment to the maximum frequency. A value of 10h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

#### 5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

## 5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- · 32 MHz (requires 4X PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- · 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz

Note:

· 31 kHz (LFINTOSC)

Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

## 5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4X PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC selection (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4X PLL.

Note: The 4X PLL may also be enabled for use with the Internal Oscillator Block by programming the PLLEN bit in Configuration Word 2 to a '1'. However, the 4X PLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

## 5.2.2.7 Internal Oscillator Clock Switch Timing


When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- IRCF<3:0> bits of the OSCCON register are modified.
- If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 29.0 "Electrical Specifications"**.



## 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

## 5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bits of the OSCCON register. The user can monitor the OSTS bit of the OSCSTAT register to determine the current system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

## 5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 Oscillator.

#### 5.3.3 TIMER1 OSCILLATOR

The Timer1 Oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 20.0 "Timer1 Module with Gate Control"** for more information about the Timer1 peripheral.

## 5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 Oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

## 5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT, or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note:

Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit of the OSCSTAT register to remain clear.

## 5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word 1) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Word 1 configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- · Wake-up from Sleep.

TABLE 5-1: OSCILLATOR SWITCHING DELAYS

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC <sup>(1)</sup> MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay (TWARM)
Sleep/POR	EC, RC <sup>(1)</sup>	DC – 32 MHz	2 cycles
LFINTOSC	EC, RC <sup>(1)</sup>	DC – 32 MHz	1 cycle of each
Sleep/POR	Timer1 Oscillator LP, XT, HS <sup>(1)</sup>	32 kHz-20 MHz	1024 Clock Cycles (OST)
Any clock source	MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)
Any clock source	LFINTOSC <sup>(1)</sup>	31 kHz	1 cycle of each
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)
PLL inactive	PLL active	16-32 MHz	2 ms (approx.)

Note 1: PLL inactive.


## 5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- System clock is switched to external clock source.

## 5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.






### 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-9: FSCM BLOCK DIAGRAM



### 5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

### 5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

#### 5.5.3 FAIL-SAFE CONDITION CLEARING


The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

## 5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.

## FIGURE 5-10: FSCM TIMING DIAGRAM



## 5.6 Oscillator Control Registers

## REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN		IRCF	<3:0>	_	SCS	<1:0>	
bit 7					bit 0		

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 **SPLLEN:** Software PLL Enable bit

If PLLEN in Configuration Word 1 = 1:

SPLLEN bit is ignored. 4x PLL is always enabled (subject to oscillator requirements)

If PLLEN in Configuration Word 1 = 0:

1 = 4x PLL is enabled 0 = 4x PLL is disabled

bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits

000x =31 kHz LF 0010 =31.25 kHz MF 0011 =31.25 kHz HF<sup>(1)</sup> 0100 =62.5 kHz MF 0101 =125 kHz MF 0110 =250 kHz MF

0111 =500 kHz MF (default upon Reset)

1000 =125 kHz HF<sup>(1)</sup> 1001 =250 kHz HF<sup>(1)</sup> 1010 =500 kHz HF<sup>(1)</sup> 1011 =1 MHz HF 1100 =2 MHz HF 1101 =4 MHz HF

1110 =8 MHz or 32 MHz HF(see Section 5.2.2.1 "HFINTOSC")

1111 =16 MHz HF

bit 2 **Unimplemented:** Read as '0'

bit 1-0 SCS<1:0>: System Clock Select bits

1x = Internal oscillator block

01 = Timer1 oscillator

00 = Clock determined by FOSC<2:0> in Configuration Word 1.

Note 1: Duplicate frequency derived from HFINTOSC.

DS41364D-page 83

## REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

R-1/q	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/0	R-0/q
T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedq = Conditional

bit 7 T10SCR: Timer1 Oscillator Ready bit

If T10SCEN = 1:

1 = Timer1 oscillator is ready0 = Timer1 oscillator is not ready

If T1OSCEN = 0:

1 = Timer1 clock source is always ready

bit 6 PLLR 4x PLL Ready bit

1 = 4x PLL is ready0 = 4x PLL is not ready

bit 5 OSTS: Oscillator Start-up Time-out Status bit

1 = Running from the clock defined by the FOSC<2:0> bits of the Configuration Word 1

0 = Running from an internal oscillator (FOSC<2:0> = 100)

bit 4 HFIOFR: High Frequency Internal Oscillator Ready bit

1 = HFINTOSC is ready
0 = HFINTOSC is not ready

bit 3 **HFIOFL:** High Frequency Internal Oscillator Locked bit

1 = HFINTOSC is at least 2% accurate 0 = HFINTOSC is not 2% accurate

bit 2 MFIOFR: Medium Frequency Internal Oscillator Ready bit

1 = MFINTOSC is ready
0 = MFINTOSC is not ready

bit 1 LFIOFR: Low Frequency Internal Oscillator Ready bit

1 = LFINTOSC is ready
0 = LFINTOSC is not ready

bit 0 **HFIOFS:** High Frequency Internal Oscillator Stable bit

1 = HFINTOSC is at least 0.5% accurate 0 = HFINTOSC is not 0.5% accurate

## REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
				TUN	<5:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **TUN<4:0>:** Frequency Tuning bits

011111 = Maximum frequency

011110 =

.

•

000001 =

000000 = Oscillator module is running at the factory-calibrated frequency.

111111 =

•

•

100000 = Minimum frequency

### TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	<del>-</del> <3:0>			SCS	82	
OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	83
OSCTUNE	_	-			TUN<	<5:0>			84
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE <sup>(1)</sup>	101
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF <sup>(1)</sup>	104
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	201

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16F1934 only.

## TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFICA	13:8	-	1	FCMEN	IESO CLKOUTEN		BOREN<1:0>		CPD	64
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	<1:0> FOSC<2:0>			64	
CONFICO	13:8	1	1	LVP	DEBUG	_	BORV	STVREN	PLLEN	66
CONFIG2	7:0	1	-	VCAPEN<1:0>(1)		_	— WRT		<1:0>	66

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16F193X only.

#### 6.0 **RESETS**


There are multiple ways to reset this device:

- Power-on Reset (POR)
- · Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- · Stack Overflow
- · Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 6-1.

SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT FIGURE 6-1:



**Preliminary** © 2009 Microchip Technology Inc. DS41364D-page 85

### 6.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

## 6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Word 1.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting" (DS00607).

## 6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when Vdd reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Word 1. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- BOR is always off

Refer to Table 6-3 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Word 2.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 6-3 for more information.

TABLE 6-1: BOR OPERATING MODES

BOREN Config bits	SBOREN	Device Mode	BOR Mode	Device Operation upon release of POR  Device Operation upon wake- up from Sleep	
BOR_ON (11)	х	Х	Active	Waits for BOR ready <sup>(1)</sup>	
BOR_NSLEEP (10)	х	Awake	Active	W " ( BOB	
BOR_NSLEEP (10)	х	Sleep	Disabled	vvaits ioi i	BOR ready
BOR_SBOREN (01)	1	X	Active	Begins immediately	
BOR_SBOREN (01)	0	X	Disabled	Begins immediately	
BOR_OFF (00)	х	X	Disabled	Begins im	nmediately

**Note 1:** Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in start-up.

#### 6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Word 1 are set to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

## 6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word 1 are set to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.


## 6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

## FIGURE 6-2: BROWN-OUT READY



## FIGURE 6-3: BROWN-OUT SITUATIONS



## REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	_	_	_	_	_	_	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7 **SBOREN:** Software Brown-out Reset Enable bit If BOREN <1:0> in Configuration Word  $1 \neq 01$ : SBOREN is read/write, but has no effect on the BOR. If BOREN <1:0> in Configuration Word 1 = 01: 1 = BOR Enabled

1 = BOR Enabled 0 = BOR Disabled

bit 6-1 **Unimplemented:** Read as '0'

bit 0 BORRDY: Brown-out Reset Circuit Ready Status bit

1 = The Brown-out Reset circuit is active0 = The Brown-out Reset circuit is inactive

### 6.3 MCLR

The MCLR is an optional external input that can reset the device. The MCLR function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
х	1	Enabled

## 6.3.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin lo	OW.
--	-----

## 6.3.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 12.6** "**PORTE Registers**" for more information.

## 6.4 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits in the STATUS register are changed to indicate the WDT Reset. See **Section 10.0** "Watchdog Timer" for more information.

### 6.5 RESET Instruction

A RESET instruction will cause a device Reset. The RI bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

### 6.6 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See Section 3.4.2 "Overflow/Underflow Reset" for more information.

## 6.7 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

## 6.8 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the PWRTE bit of Configuration Word 1.

## 6.9 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 6-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.

DS41364D-page 89



## 6.10 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

STKOVF	STKUNF	RMCLR	RI	POR	BOR	ТО	PD	Condition
0	0	1	1	0	х	1	1	Power-on Reset
0	0	1	1	0	х	0	х	Illegal, TO is set on POR
0	0	1	1	0	х	х	0	Illegal, PD is set on POR
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS(2)

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu 0uuu
MCLR Reset during Sleep	0000h	1 0uuu	uu 0uuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 0uuu	uu uuuu
Brown-out Reset	0000h	1 1uuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	1 0uuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	1u uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	u1 uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

## 6.11 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 6-2.

## REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	-		RMCLR	RI	POR	BOR
bit 7 bit 0							

Legend:		
HC = Bit is cleared by har	rdware	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	STKOVF: Stack Overflow Flag bit  1 = A Stack Overflow occurred  0 = A Stack Overflow has not occurred or set to '0' by firmware
bit 6	STKUNF: Stack Underflow Flag bit  1 = A Stack Underflow occurred  0 = A Stack Underflow has not occurred or set to '0' by firmware
bit 5-4	Unimplemented: Read as '0'
bit 3	RMCLR: MCLR Reset Flag bit
	1 = A $\overline{\text{MCLR}}$ Reset has not occurred or set to '1' by firmware 0 = A $\overline{\text{MCLR}}$ Reset has occurred (set to '0' in hardware when a $\overline{\text{MCLR}}$ Reset occurs)
bit 2	RI: RESET Instruction Flag bit
	1 = A RESET instruction has not been executed or set to '1' by firmware 0 = A RESET instruction has been executed (set to '0' in hardware upon executing a RESET instruction)
bit 1	POR: Power-on Reset Status bit
	<ul><li>1 = No Power-on Reset occurred</li><li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li></ul>
bit 0	BOR: Brown-out Reset Status bit
	<ul><li>1 = No Brown-out Reset occurred</li><li>0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)</li></ul>

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	1	-	1	_	-	_	BORRDY	87
PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	91
STATUS	_	_	_	TO	PD	Z	DC	С	29
WDTCON	_	_	WDTPS<4:0>				SWDTEN	113	

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

**Note 1:** Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

#### 7.0 **INTERRUPTS**

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- · Interrupt Latency
- · Interrupts During Sleep
- INT Pin
- · Automatic Context Saving


Many peripherals produce Interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1 and Figure 7-2.

FIGURE 7-1: **INTERRUPT LOGIC** 



**Preliminary** © 2009 Microchip Technology Inc. DS41364D-page 93



## 7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2 and PIE3 registers)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 7.5 "Automatic Context Saving")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.


The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.


- **Note 1:** Individual interrupt flag bits are set, regardless of the state of any other enable bits.
  - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

### 7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is 3 or 4 instruction cycles. For asynchronous interrupts, the latency is 3 to 5 instruction cycles, depending on when the interrupt occurs. See Figure 7-3 and Figure 7-4 for more details.



## FIGURE 7-4: INT PIN INTERRUPT TIMING



Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-5 TcY. Synchronous latency = 3-4 TcY, where TcY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT not available in all Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 29.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

## 7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the **Section 9.0 "Power-Down Mode (Sleep)"** for more details.

## 7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

## 7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- · W register
- STATUS register (except for TO and PD)
- · BSR register
- · FSR registers
- · PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

## 7.5.1 INTCON REGISTER

Legend:

R = Readable bit

u = Bit is unchanged

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

W = Writable bit

x = Bit is unknown

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF
bit 7 bit 0							

Note:

U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets

a Bit io ariori	anged A Bit is unknown 1711 value at 1 Ortalia E
'1' = Bit is set	'0' = Bit is cleared
bit 7	GIE: Global Interrupt Enable bit
	<ul><li>1 = Enables all active interrupts</li><li>0 = Disables all interrupts</li></ul>
bit 6	PEIE: Peripheral Interrupt Enable bit  1 = Enables all active peripheral interrupts  0 = Disables all peripheral interrupts
bit 5	<b>TMR0IE:</b> Timer0 Overflow Interrupt Enable bit  1 = Enables the Timer0 interrupt  0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit  1 = Enables the INT external interrupt  0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit  1 = Enables the interrupt-on-change  0 = Disables the interrupt-on-change
bit 2	<b>TMR0IF:</b> Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit  1 = The INT external interrupt occurred  0 = The INT external interrupt did not occur
bit 0	<b>IOCIF:</b> Interrupt-on-Change Interrupt Flag bit  1 = When at least one of the interrupt-on-change pins changed state  0 = None of the interrupt-on-change pins have changed state

## 7.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 7-2.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

## REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIE: Timer1 Gate Interrupt Enable bit
	1 = Enables the Timer1 Gate Acquisition interrupt
	0 = Disables the Timer1 Gate Acquisition interrupt
bit 6	ADIE: A/D Converter (ADC) Interrupt Enable bit
	1 = Enables the ADC interrupt
	0 = Disables the ADC interrupt
bit 5	RCIE: USART Receive Interrupt Enable bit
	1 = Enables the USART receive interrupt
	0 = Disables the USART receive interrupt
bit 4	TXIE: USART Transmit Interrupt Enable bit
	1 = Enables the USART transmit interrupt
	0 = Disables the USART transmit interrupt
bit 3	SSPIE: Synchronous Serial Port (MSSP) Interrupt Enable bit
	1 = Enables the MSSP interrupt
	0 = Disables the MSSP interrupt
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enables the CCP1 interrupt
	0 = Disables the CCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the Timer2 to PR2 match interrupt
	0 = Disables the Timer2 to PR2 match interrupt
bit 0	TMR1IE: Timer1 Overflow Interrupt Enable bit
	1 = Enables the Timer1 overflow interrupt
	0 = Disables the Timer1 overflow interrupt

## 7.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 7-3.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

## REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIE: Oscillator Fail Interrupt Enable bit
	1 = Enables the Oscillator Fail interrupt
	0 = Disables the Oscillator Fail interrupt
bit 6	C2IE: Comparator C2 Interrupt Enable bit
	1 = Enables the Comparator C2 interrupt
	0 = Disables the Comparator C2 interrupt
bit 5	C1IE: Comparator C1 Interrupt Enable bit
	1 = Enables the Comparator C1 interrupt
	0 = Disables the Comparator C1 interrupt
bit 4	<b>EEIE:</b> EEPROM Write Completion Interrupt Enable bit
	<ul><li>1 = Enables the EEPROM Write Completion interrupt</li><li>0 = Disables the EEPROM Write Completion interrupt</li></ul>
	·
bit 3	BCLIE: MSSP Bus Collision Interrupt Enable bit
	1 = Enables the MSSP Bus Collision Interrupt 0 = Disables the MSSP Bus Collision Interrupt
bit 2	'
DIL Z	LCDIE: LCD Module Interrupt Enable bit
	1 = Enables the LCD module interrupt 0 = Disables the LCD module interrupt
bit 1	Unimplemented: Read as '0'
	•
bit 0	CCP2IE: CCP2 Interrupt Enable bit
	1 = Enables the CCP2 interrupt
	0 = Disables the CCP2 interrupt

## 7.5.4 PIE3 REGISTER

The PIE3 register contains the interrupt enable bits, as shown in Register 7-4.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

## REGISTER 7-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	
. 51:10 001	5 Bit is sioured	

bit 7	Unimplemented: Read as '0'
bit 6	CCP5IE: CCP5 Interrupt Enable bit
	1 = Enables the CCP5 interrupt
	0 = Disables the CCP5 interrupt
bit 5	CCP4IE: CCP4 Interrupt Enable bit
	<ul><li>1 = Enables the CCP4 interrupt</li><li>0 = Disables the CCP4 interrupt</li></ul>
bit 4	CCP3IE: CCP3 Interrupt Enable bit
	<ul><li>1 = Enables the CCP3 interrupt</li><li>0 = Disables the CCP3 interrupt</li></ul>
bit 3	<b>TMR6IE:</b> TMR6 to PR6 Match Interrupt Enable bit 1 = Enables the TMR6 to PR6 Match interrupt 0 = Disables the TMR6 to PR6 Match interrupt
bit 2	Unimplemented: Read as '0'
bit 1	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit
	<ul><li>1 = Enables the TMR4 to PR4 Match interrupt</li><li>0 = Disables the TMR4 to PR4 Match interrupt</li></ul>
bit 0	Unimplemented: Read as '0'

## 7.5.5 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 7-5.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Note:

Legend:			
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unch	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	
bit 7 TMR1GIF: Timer1 Gate Interrupt Flag bit		Timer1 Gate Interrupt Flag	bit
	1 = Interru	pt is pending	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending 0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
DIL O	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = Interrupt is pending 0 = Interrupt is not pending
bit 4	TXIF: USART Transmit Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	<b>SSPIF:</b> Synchronous Serial Port (MSSP) Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

## 7.5.6 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 7-6.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF
bit 7							bit 0

Note:

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

OSFIF: Oscillator Fail Interrupt Flag
1 = Interrupt is pending
0 = Interrupt is not pending
C2IF: Comparator C2 Interrupt Flag
1 = Interrupt is pending
0 = Interrupt is not pending
C1IF: Comparator C1 Interrupt Flag
1 = Interrupt is pending
0 = Interrupt is not pending
<b>EEIF:</b> EEPROM Write Completion Interrupt Flag bit
1 = Interrupt is pending
0 = Interrupt is not pending
BCLIF: MSSP Bus Collision Interrupt Flag bit
1 = Interrupt is pending
0 = Interrupt is not pending
LCDIF: LCD Module Interrupt Flag bit
1 = Interrupt is pending
0 = Interrupt is not pending
Unimplemented: Read as '0'
CCP2IF: CCP2 Interrupt Flag bit
1 = Interrupt is pending
0 = Interrupt is not pending

## 7.5.7 PIR3 REGISTER

The PIR3 register contains the interrupt flag bits, as shown in Register 7-7.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| _       | CCP5IF  | CCP4IF  | CCP3IF  | TMR6IF  | _       | TMR4IF  | _       |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'					
bit 6	CCP5IF: CCP5 Interrupt Flag bit					
	1 = Interrupt is pending					
	0 = Interrupt is not pending					
bit 5	CCP4IF: CCP4 Interrupt Flag bit					
	1 = Interrupt is pending					
	0 = Interrupt is not pending					
bit 4	CCP3IF: CCP3 Interrupt Flag bit					
	1 = Interrupt is pending					
	0 = Interrupt is not pending					
bit 3	<b>TMR6IF:</b> TMR6 to PR6 Match Interrupt Flag bit					
	1 = Interrupt is pending					
	0 = Interrupt is not pending					
bit 2	Unimplemented: Read as '0'					
bit 1	TMR4IF: TMR4 to PR4 Match Interrupt Flag bit					
	1 = Interrupt is pending					
	0 = Interrupt is not pending					
bit 0	Unimplemented: Read as '0'					

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
OPTION_REG	WPUEN	INTEDG	TMROCS	TMROSE	PSA		PS<2:0>		191
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
PIR3		CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF		105

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Interrupts.

#### 8.0 LOW DROPOUT (LDO) **VOLTAGE REGULATOR**

The PIC16F193X has an internal Low Dropout Regulator (LDO) which provides operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The PIC16LF193X operates at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The VCAPEN<1:0> bits of Configuration Word 2 determines which pin is assigned as the VCAP pin. Refer to

Table 8-1.

**VCAPEN<1:0> SELECT BITS TABLE 8-1:** 

VCAPEN<1:0>	Pin
0.0	RA0
01	RA5
10	RA6
11	No Vcap

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on recommended capacitor values and the constant current rate, refer to the LDO Regulator Characteristics Table in Section 29.0 "Electrical Specifications".

**TABLE 8-2:** SUMMARY OF CONFIGURATION WORD WITH LDO

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG2	13:8	1	-	LVP	DEBUG	1	BORV	STVREN	PLLEN	66
	7:0	_	_	VCAPEN1 <sup>(1)</sup>	VCAPEN0 <sup>(1)</sup>	1	_	WRT1	WRT0	

— = unimplemented locations read as '0'. Shaded cells are not used by LDO.

Note 1: PIC16F193X only.

**Preliminary** © 2009 Microchip Technology Inc. DS41364D-page 107

**NOTES:** 

### 9.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep
- Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- · External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- · Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

#### 9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 6.10** "**Determining the Cause of a Reset**".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

#### 9.1.1 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.

- If the interrupt occurs during or after the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.





Note 1: XT, HS or LP Oscillator mode assumed.

2: CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference.

3: Tost = 1024 Tosc (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	150
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	150
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	150
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	1	CCP2IE	101
PIE3	-	CCP5IE	CCP4IE	CCP3IE	TMR6IE	-	TMR4IE	_	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	105
STATUS				TO	PD	Z	DC	С	29
WDTCON		_		/	WDTPS<4:0>	,		SWDTEN	113

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used in Power-down mode.


#### 10.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- · Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (typical)
- Multiple Reset conditions
- · Operation during Sleep

#### FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



© 2009 Microchip Technology Inc. Preliminary DS41364D-page 111

#### 10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator.

#### 10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Word 1. See Table 10-1.

#### 10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to '11', the WDT is always on.

WDT protection is active during Sleep.

#### 10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

#### 10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

TABLE 10-1: WDT OPERATING MODES

WDTE Config bits	SWDTEN	Device Mode	WDT Mode
WDT_ON (11)	Х	Х	Active
WDT_NSLEEP (10)	Х	Awake	Active
WDT_NSLEEP (10)	Х	Sleep	Disabled
WDT_SWDTEN (01)	1	Х	Active
WDT_SWDTEN (01)	0	Х	Disabled
WDT_OFF (00)	Х	Χ	Disabled

#### 10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds. After a Reset, the default time-out period is 2 seconds.

#### 10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- · Oscillator fail event
- · WDT is disabled
- · Oscillator Start-up TImer (OST) is running

See Table 10-2 for more information.

#### 10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See **Section 3.0 "Memory Organization"** and STATUS register (**Register 3-1**) for more information.

**TABLE 10-2: WDT CLEARING CONDITIONS** 

Conditions	WDT
WDTE<1:0> = 00	
WDTE<1:0> = 01 and SWDTEN = 0	
WDTE<1:0> = 10 and enter Sleep	Cleared
CLRWDT Command	Cleared
Oscillator Fail Detected	
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST
Change INTOSC divider (IRCF bits)	Unaffected

#### WDTCON: WATCHDOG TIMER CONTROL REGISTER REGISTER 10-1:

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
_	_			WDTPS<4:0>	>		SWDTEN
bit 7							bit 0

Legend: W = Writable bit R = Readable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -m/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown'1' = Bit is set '0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0'

bit 5-1 WDTPS<4:0>: Watchdog Timer Period Select bits

Bit Value = Prescale Rate

00000 = 1:32 (Interval 1 ms typ)00001 = 1:64 (Interval 2 ms typ) 00010 = 1:128 (Interval 4 ms typ) 00011 = 1:256(Interval 8 ms typ)

00100 = 1:512 (Interval 16 ms typ)00101 = 1:1024 (Interval 32 ms typ)

00110 = 1:2048 (Interval 64 ms typ)

00111 = 1:4096 (Interval 128 ms typ) 01000 = 1:8192 (Interval 256 ms typ)

01001 = 1:16384 (Interval 512 ms typ)

01010 = 1:32768 (Interval 1s typ)

01011 = 1:65536 (Interval 2s typ) (Reset value)

 $01100 = 1:131072 (2^{17}) (Interval 4s typ)$   $01101 = 1:262144 (2^{18}) (Interval 8s typ)$ 

01110 = 1:524288 ( $2^{19}$ ) (Interval 16s typ) 01111 = 1:1048576 ( $2^{20}$ ) (Interval 32s typ)

 $10000 = 1:2097152 (2^{21}) (Interval 64s typ)$ 

 $10001 = 1:4194304 (2^{22}) (Interval 128s typ)$ 

 $10010 = 1.8388608 (2^{23}) (Interval 256s typ)$ 

10011 = Reserved. Results in minimum interval (1:32)

11111 = Reserved. Results in minimum interval (1:32)

bit 0 **SWDTEN:** Software Enable/Disable for Watchdog Timer bit

If WDTE<1:0> = 00:

This bit is ignored.

If WDTE<1:0> = 01:

1 = WDT is turned on

0 = WDT is turned off

If WDTE<1:0> = 1x:

This bit is ignored.

**NOTES:** 

# 11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EED-ATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

#### 11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

#### 11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

#### 11.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to Section 29.0 "Electrical Specifications". If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

# 11.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

#### **EXAMPLE 11-1: DATA EEPROM READ**

```
BANKSEL EEADRL ;

MOVLW DATA_EE_ADDR ;

MOVWF EEADRL ; Data Memory ; Address to read

BCF EECON1, CFGS ; Deselect Config space
BCF EECON1, EEPGD; Point to DATA memory
BSF EECON1, RD ; EE Read

MOVF EEDATL, W ; W = EEDATL
```

**Note:** Data EEPROM can be read regardless of the setting of the CPD bit.

# 11.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

# 11.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- · Brown-out
- · Power Glitch
- · Software Malfunction

# 11.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT


Data memory can be code-protected by programming the CPD bit in the Configuration Word 1 (Register 5-1) to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

#### **EXAMPLE 11-2: DATA EEPROM WRITE**

```
BANKSEL EEADRL
MOVLW
       DATA_EE_ADDR
                       ;
MOVWF
        EEADRL
                       ;Data Memory Address to write
        DATA_EE_DATA
MOVLW
MOVWF
        EEDATL
                       ;Data Memory Value to write
        EECON1, CFGS
BCF
                       ;Deselect Configuration space
        EECON1, EEPGD ; Point to DATA memory
BCF
        EECON1, WREN
                       ;Enable writes
BSF
BCF
        INTCON, GIE
                       ;Disable INTs.
        55h
MOVLW
MOVWF
        EECON2
                       ;Write 55h
MOVLW
        0AAh
MOVWF
        EECON2
                       ;Write AAh
BSF
        EECON1, WR
                       ;Set WR bit to begin write
        INTCON, GIE
                       ;Enable Interrupts
BSF
BCF
        EECON1, WREN
                       ;Disable writes
BTFSC
        EECON1, WR
                       ;Wait for write to complete
GOTO
                       ;Done
```

#### FIGURE 11-1: FLASH PROGRAM MEMORY READ CYCLE EXECUTION



© 2009 Microchip Technology Inc. Preliminary DS41364D-page 117

#### 11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash Program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

**Note:** If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase.

The number of data write latches is not equivalent to the number of row locations. During programming, user software will need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

TABLE 11-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/ Boundary	Number of Write Latches/ Boundary
PIC16F193X/ LF193X	32 words, EEADRL<4:0>=	8 words, EEADRL<2:0> =
	00000	000

# 11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- Clear the CFGS bit of the EECON1 register.
- Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1,RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPs.

  This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
  - **2:** Flash program memory can be read regardless of the setting of the  $\overline{\sf CP}$  bit.

#### **EXAMPLE 11-3: FLASH PROGRAM MEMORY READ**

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI: PROG_ADDR_LO
   data will be returned in the variables;
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL EEADRL ; Select Bank for EEPRO ; MOVLW PROG_ADDR_LO ; Store LSB of address MOVLW PROG_ADDR_HI ;
   BANKSEL EEADRL
                               ; Select Bank for EEPROM registers
   MOVWL EEADRH
                              ; Store MSB of address
             EECON1,CFGS ; Do not select Configuration Space EECON1,EEPGD ; Select Program Memory
   BCF
   BSF
             INTCON, GIE
                               ; Disable interrupts
   BCF
   BSF
             EECON1,RD
                               ; Initiate read
   NOP
                               ; Executed (Figure 11-1)
   NOP
                               ; Ignored (Figure 11-1)
   BSF
             INTCON, GIE
                              ; Restore interrupts
   MOVF
             EEDATL,W
                              ; Get LSB of word
   MOVWF
             PROG_DATA_LO ; Store in user location
                             ; Get MSB of word
   MOVE
             EEDATH,W
   MOVWF
             PROG_DATA_HI
                              ; Store in user location
```

### 11.3.2 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- Load the EEADRH:EEADRL register pair with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the EEPGD, FREE, and WREN bits of the EECON1 register.
- 4. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- Set control bit WR of the EECON1 register to begin the erase operation.
- Poll the FREE bit in the EECON1 register to determine when the row erase has completed.

See Example 11-4.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

# 11.3.3 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- Load the starting address of the word(s) to be programmed.
- 2. Load the write latches with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-2 (block writes to program memory with 8 write latches) for more details. The write latches are aligned to the address boundary defined by EEADRL as shown in Table 11-1. Write operations do not cross these boundaries. At the completion of a program memory write operation, the write latches are reset to contain 0x3FFF.

The following steps should be completed to load the write latches and program a block of program memory. These steps are divided into two parts. First, all write latches are loaded with data except for the last program memory location. Then, the last write latch is loaded and the programming sequence is initiated. A special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. This unlock sequence should not be interrupted.

- Set the EEPGD and WREN bits of the EECON1 register.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the EEADRH:EEADRL register pair with the address of the location to be written.
- 5. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The write latch is now loaded.
- 7. Increment the EEADRH:EEADRL register pair to point to the next location.
- Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The entire latch block is now written to Flash program memory.

It is not necessary to load the entire write latch block with user program data. However, the entire write latch block will be written to program memory.


An example of the complete write sequence for eight words is shown in Example 11-5. The initial address is loaded into the EEADRH:EEADRL register pair; the eight words of data are loaded using indirect addressing.

Note: The code sequence provided in Example 11-5 must be repeated multiple times to fully program an erased program memory row.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will

continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

FIGURE 11-2: BLOCK WRITES TO FLASH PROGRAM MEMORY WITH 8 WRITE LATCHES



© 2009 Microchip Technology Inc. Preliminary DS41364D-page 121

#### **EXAMPLE 11-4: ERASING ONE ROW OF PROGRAM MEMORY -**

```
; This row erase routine assumes the following:
; 1. A valid address within the erase block is loaded in ADDRH:ADDRL
; 2. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F
       BCF
                  INTCON, GIE
                                 ; Disable ints so required sequences will execute properly
       BANKSEL
                  EEADRL
       MOVF
                  ADDRL,W
                                 ; Load lower 8 bits of erase address boundary
       MOVWF
                  EEADRL
       MOVF
                  ADDRH,W
                                 ; Load upper 6 bits of erase address boundary
       MOVWF
                  EEADRH
                  EECON1, EEPGD
                                 ; Point to program memory
       BSF
                  EECON1, CFGS
       BCF
                                 ; Not configuration space
       BSF
                  EECON1, FREE
                                 ; Specify an erase operation
       BSF
                  EECON1, WREN
                                 ; Enable writes
       MOVLW
                  55h
                                 ; Start of required sequence to initiate erase
       MOVWF
                  EECON2
                                 ; Write 55h
      MOVLW
                  0AAh
       MOVWF
                  EECON2
                                 ; Write AAh
       BSF
                  EECON1,WR
                                 ; Set WR bit to begin erase
       NOP
                                  ; Any instructions here are ignored as processor
                                  ; halts to begin erase sequence
       NOP
                                  ; Processor will stop here and wait for erase complete.
                                  ; after erase processor continues with 3rd instruction
       BCF
                  EECON1, WREN
                                  ; Disable writes
       BSF
                  INTCON, GIE
                                  ; Enable interrupts
```

#### EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

```
; This write routine assumes the following:
; 1. The 16 bytes of data are loaded, starting at the address in DATA_ADDR
; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR,
     stored in little endian format
; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH: ADDRL
; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F
       BCF
                   INTCON, GIE
                                 ; Disable ints so required sequences will execute properly
       BANKSEL
                  EEADRH
                                 ; Bank 3
       MOVF
                  ADDRH,W
                                  ; Load initial address
       MOVWF
                   EEADRH
       MOVF
                   ADDRL, W
       MOVWF
                   EEADRL
                   LOW DATA_ADDR ; Load initial data address
       M.TVOM
       MOVWF
                   FSR0L
       MOVLW
                  HIGH DATA_ADDR ; Load initial data address
       MOVWF
                  FSR0H
       BSF
                  EECON1, EEPGD ; Point to program memory
       BCF
                   EECON1,CFGS ; Not configuration space
       BSF
                   EECON1, WREN
                                  ; Enable writes
                   EECON1,LWLO
                                  ; Only Load Write Latches
LOOP
       MOVIW
                  INDF0++
                                  ; Load first data byte into lower
       MOVWF
                  EEDATL
       MOVIW
                  INDF0++
                                  ; Load second data byte into upper
       MOVWF
                   EEDATH
       MOVF
                   EEADRL,W
                                  ; Check if lower bits of address are '000'
       XORLW
                   0x07
                                  ; Check if we're on the last of 8 addresses
       ANDLW
                   0 \times 07
       BTFSC
                   STATUS, Z
                                  ; Exit if last of eight words,
       GOTO
                   START_WRITE
       MOVLW
                   55h
                                  ; Start of required write sequence:
       MOVWF
                   EECON2
                                  ; Write 55h
  Required
Sequence
       MOVLW
                   0AAh
       MOVWF
                                  ; Write AAh
                   EECON2
       BSF
                   EECON1,WR
                                  ; Set WR bit to begin write
                                  ; Any instructions here are ignored as processor
       NOP
                                  ; halts to begin write sequence
       NOP
                                  ; Processor will stop here and wait for write to complete.
                                  ; After write processor continues with 3rd instruction.
       INCF
                   EEADRL,F
                                  ; Still loading latches Increment address
       GOTO
                   LOOP
                                  ; Write next latches
START_WRITE
                   EECON1,LWLO
                                  ; No more loading latches - Actually start Flash program
                                  ; memory write
       MOVLW
                   55h
                                  ; Start of required write sequence:
       MOVWF
                   EECON2
                                  ; Write 55h
  Required
Sequence
       MOVLW
                   0AAh
       MOVWF
                   EECON2
                                  ; Write AAh
       BSF
                   EECON1,WR
                                  ; Set WR bit to begin write
       NOP
                                  ; Any instructions here are ignored as processor
                                  ; halts to begin write sequence
       NOP
                                  ; Processor will stop here and wait for write complete.
                                  ; after write processor continues with 3rd instruction
       BCF
                   EECON1, WREN
                                  ; Disable writes
       BSF
                   INTCON, GIE
                                  ; Enable interrupts
```

#### 11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- Load the starting address of the row to be modified
- Read the existing data from the row into a RAM image.
- Modify the RAM image to contain the new data to be written into program memory.
- Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- Repeat steps 6 and 7 as many times as required to reprogram the erased row.

# 11.5 User ID, Device ID and Configuration Word Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EED-ATL register pair is cleared.

#### TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

#### **EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS**

```
This code block will read 1 word of program memory at the memory address:
  PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;
  PROG_DATA_HI, PROG_DATA_LO
  BANKSEL EEADRL
                           ; Select correct Bank
          PROG_ADDR_LO
 W-TV/OM
 MOVWF
          EEADRL
                          ; Store LSB of address
  CLRF
          EEADRH
                           ; Clear MSB of address
          EECON1,CFGS
 BSF
                           ; Select Configuration Space
          INTCON,GIE
                           ; Disable interrupts
  BCF
          EECON1,RD
                           ; Initiate read
  BSF
                           ; Executed (See Figure 11-1)
  NOP
  NOP
                           ; Ignored (See Figure 11-1)
          INTCON, GIE
  BSF
                           ; Restore interrupts
 MOVE
          EEDATL,W
                          ; Get LSB of word
          PROG_DATA_LO
                          ; Store in user location
  MOVWF
  MOVF
          EEDATH,W
                           ; Get MSB of word
  MOVWF
          PROG_DATA_HI
                           ; Store in user location
```

### 11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

#### **EXAMPLE 11-6: EEPROM WRITE VERIFY**

BANKSEI	LEEDATL	;
MOVF	EEDATL, W	;EEDATL not changed
		from previous write
BSF	EECON1, RD	;YES, Read the
		;value written
XORWF	EEDATL, W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 125

#### REGISTER 11-1: EEDATL: EEPROM DATA REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | EEDA    | T<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **EEDAT<7:0>**: Read/write value for EEPROM data byte or Least Significant bits of program memory

#### REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_			EEDA	T<13:8>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **EEDAT<13:8>**: Read/write value for Most Significant bits of program memory

#### REGISTER 11-3: EEADRL: EEPROM ADDRESS REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | EEADI   | R<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **EEADR<7:0>**: Specifies the Least Significant bits for program memory address or EEPROM address

#### REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_				EEADR<14:8>	>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **Unimplemented:** Read as '0'

bit 6-0 **EEADR<14:8>**: Specifies the Most Significant bits for program memory address or EEPROM address

#### REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'S = Bit can only be setx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware

bit 7 **EEPGD:** Flash Program/Data EEPROM Memory Select bit

1 = Accesses program space Flash memory

0 = Accesses data EEPROM memory

bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit

1 = Accesses Configuration, User ID and Device ID Registers

0 = Accesses Flash Program or data EEPROM Memory

bit 5 LWLO: Load Write Latches Only bit

If CFGS = 1 (Configuration space) OR CFGS = 0 and EEPGD = 1 (program Flash):

- 1 = The next WR command does not initiate a write; only the program memory latches are updated.
- 0 = The next WR command writes a value from EEDATH:EEDATL into program memory latches and initiates a write of all the data stored in the program memory latches.

#### If CFGS = 0 and EEPGD = 0: (Accessing data EEPROM)

LWLO is ignored. The next WR command initiates a write to the data EEPROM.

bit 4 FREE: Program Flash Erase Enable bit

If CFGS = 1 (Configuration space) OR CFGS = 0 and EEPGD = 1 (program Flash):

- 1 = Performs an erase operation on the next WR command (cleared by hardware after completion of erase).
- 0 = Performs a write operation on the next WR command.

#### If EEPGD = 0 and CFGS = 0: (Accessing data EEPROM)

FREE is ignored. The next WR command will initiate both a erase cycle and a write cycle.

- bit 3 WRERR: EEPROM Error Flag bit
  - 1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit).
  - 0 = The program or erase operation completed normally.
- bit 2 WREN: Program/Erase Enable bit
  - 1 = Allows program/erase cycles
  - 0 = Inhibits programming/erasing of program Flash and data EEPROM
- bit 1 WR: Write Control bit
  - 1 = Initiates a program Flash or data EEPROM program/erase operation.

    The operation is self-timed and the bit is cleared by hardware once operation is complete.
  - 0 = Program/erase operation to the Flash or data EEPROM is complete and inactive.
- bit 0 RD: Read Control bit
  - 1 = Initiates an program Flash or data EEPROM read. Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software.
  - 0 = Does not initiate a program Flash or data EEPROM data read.

The WR bit can only be set (not cleared) in software.

#### REGISTER 11-6: EECON2: EEPROM CONTROL 2 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
			EEPROM Cor	ntrol Register 2			
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

#### bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to **Section 11.2.2 "Writing to the Data EEPROM Memory"** for more information.

TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	127
EECON2	EEPROM Control Register 2 (not a physical register)								115*
EEADRL		EEADRL<7:0>							126
EEADRH	_	EEADRH<6:0							126
EEDATL				EEDAT	TL<7:0>				126
EEDATH	_	_			EEDAT	H<5:0>			126
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Data EEPROM module.

<sup>\*</sup> Page provides register information.

#### 12.0 I/O PORTS

Depending on the device selected and peripherals enabled, there are up to five ports available. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:


- · TRISx registers (data direction register)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same affect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



#### 12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 12-1. For this device family, the following functions can be moved between different pins.

- SS (Slave Select)
- · P2B output
- · CCP2/P2A output
- CCP3/P3A output
- · Timer1 Gate
- SR Latch SRNQ output
- · Comparator C2 output

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 129

#### REGISTER 12-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 Unimplemented: Read as '0'.

bit 6 CCP3SEL: CCP3 Input/Output Pin Selection bit

For 28-Pin Devices (PIC16F1933/1936/1938):

0 = CCP3/P3A function is on RC6/TX/CK/CCP3/P3A/SEG9

1 = CCP3/P3A function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1

For 40-Pin Devices (PIC16F1934/1937/1939):

0 = CCP3/P3A function is on RE0/AN5/CCP3/P3A/SEG21

1 = CCP3/P3A function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1

bit 5 T1GSEL: Timer1 Gate Input Pin Selection bit

0 = T1G function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1

1 = T1G function is on RC4/SDI/SDA/T1G/SEG11

bit 4 P2BSEL: CCP2 PWM B Output Pin Selection bit

For 28-Pin Devices (PIC16F1933/1936/1938):

0 = P2B function is on RC0/T1OSO/T1CKI/P2B

1 = P2B function is on RB5/AN13/P2B/CPS5/T1G/COM1

For 40-Pin Devices (PIC16F1934/1937/1939):

0 = P2B function is on RC0/T1OSO/T1CKI/P2B

1 = P2B function is on RD2/CPS10/P2B

bit 3 SRNQSEL: SR Latch nQ Output Pin Selection bit

0 = SRnQ function is on RA5/AN4/C2OUT/SRnQ/SS/CPS7/SEG5/VCAP

1 = SRnQ function is on RA0/AN0/C12IN0-/C2OUT/SRnQ/SS/SEG12/VCAP

bit 2 C2OUTSEL: Comparator C2 Output Pin Selection bit

0 = C2OUT function is on RA5/AN4/C2OUT/SRnQ/SS/CPS7/SEG5/VCAP

1 = C2OUT function is on RA0/AN0/C12IN0-/C2OUT/SRnQ/SS/SEG12/VCAP

bit 1 SSSEL: SS Input Pin Selection bit

0 = SS function is on RA5/AN4/C2OUT/SRNQ/SS/CPS7/SEG5/VCAP

1 = SS function is on RA0/AN0/C12IN0-/C2OUT/SRNQ/SS/SEG12/VCAP

bit 0 CCP2SEL: CCP2 Input/Output Pin Selection bit

0 = CCP2/P2A function is on RC1/T1OSI/CCP2/P2A

1 = CCP2/P2A function is on RB3/AN9/C12IN2-/CPS3/CCP2/P2A/VLCD3

#### 12.2 PORTA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### 12.2.1 ANSELA REGISTER

The ANSELA register (Register 12-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### **EXAMPLE 12-1: INITIALIZING PORTA**

BANKSEL	PORTA	i
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	digital I/O
BANKSEL	TRISA	;
MOVLW	B'11110000'	;Set RA<7:4> as inputs
MOVWF	TRISA	;and set RA<3:0> as
		;outputs

# 12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

#### RA0

- 1. VCAP (enabled by Configuration Word)
- 2. SEG12 (LCD)
- 3. SRNQ (SR Latch)
- 4. C2OUT (Comparator)
- 5. RA0

#### RA1

- 1. SEG7 (LCD)
- 2. RA1

#### RA2

- 1. COM2 (LCD)
- 2. DACOUT (DAC)
- 3. RA2

#### RA3

- COM3 (LCD), 28-pin only
- 2. SEG15 (LCD)
- 3. RA3

#### RA4

- 1. SEG4 (LCD)
- 2. SRQ (SR Latch)
- 3. C1OUT (Comparator)
- 4. CCP5 (CCP), 28-pin only
- 5. RA4

#### RA5

- 1. VCAP (enabled by Configuration Word)
- 2. SEG5 (LCD)
- 3. SRNQ (SR Latch)
- 4. C2OUT (Comparator)
- 5. RA5

#### RA6

- 1. VCAP (enabled by Configuration Word)
- 2. OSC2 (enabled by Configuration Word)
- 3. CLKOUT (enabled by Configuration Word)
- 4. SEG1 (LCD)
- 5. RA6

#### RA7

- 1. OSC1/CLKIN (enabled by Configuration Word)
- 2. SEG2 (LCD)
- 3. RA7

#### **REGISTER 12-2: PORTA: PORTA REGISTER**

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RA7     | RA6     | RA5     | RA4     | RA3     | RA2     | RA1     | RA0     |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 RA<7:0>: PORTA I/O Value bits<sup>(1)</sup>

1 = Port pin is > VIH 0 = Port pin is < VIL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### **REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER**

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7  | TRISA6  | TRISA5  | TRISA4  | TRISA3  | TRISA2  | TRISA1  | TRISA0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

#### REGISTER 12-4: LATA: PORTA DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATA7   | LATA6   | LATA5   | LATA4   | LATA3   | LATA2   | LATA1   | LATA0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 LATA<7:0>: PORTA Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 ANSA<5:0>: Analog Select between Analog or Digital Function on pins RA<5:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 133

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_		CHS<4:0>				GO/DONE	ADON	161
ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>	162
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	133
APFCON	_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	130
CM1CON0	C10N	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	180
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	180
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	_	_	C1NCI	H<1:0>	181
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	_	_	C2NCI	H<1:0>	181
CPSCON0	CPSON	CPSRM <sup>(2)</sup>	_	_	CPSRN	IG<1:0>	CPSOUT	T0XCS	323
CPSCON1	_	_	_	_		CPSCI		324	
DACCON0	DACEN	DACLPS	DACOE		DACPS	SS<1:0>		DACNSS	172
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	132
LCDCON	LCDEN	SLPEN	WERR	_	CS<	1:0>	LMUX	(<1:0>	329
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	333
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	333
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		191
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	132
SRCON0	SRLEN	;	SRCLK<2:0>	•	SRQEN	SRNQEN	SRPS	SRPR	185
SSPxCON1	WCOL	SSPxOV	SSPxEN	CKP		SSPxN	/l<3:0>		285
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: PIC16F193X only.

2: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936 devices.

TABLE 12-2: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFICA	13:8	_	_	FCMEN	IESO	CLKOUTEN	BORE	N<1:0>	CPD	0.4
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC<2:0>		64
CONFICE	13:8	_	_	LVP	DEBUG	_	BORV	STVREN	PLLEN	00
CONFIG2	7:0	-	_	VCAPEN	V<1:0> <sup>(1)</sup>	_	_	WRT	<1:0>	66

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

Note 1: PIC16F193X only.

#### 12.3 PORTB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-7). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-2 shows how to initialize PORTB.

Reading the PORTB register (Register 12-6) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

The TRISB register (Register 12-7) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### 12.3.1 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up (see Register 12-10). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the WPUEN bit of the OPTION register.

#### 12.3.2 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Power-on Reset.

Reference

Section 13.0

"Interrupt-On-Change" for more information.

#### 12.3.3 ANSELB REGISTER

The ANSELB register (Register 12-9) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no affect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### **EXAMPLE 12-2: INITIALIZING PORTB**

DANIMORI	DODED	
BANKSEL	PORTB	;
CLRF	PORTB	;Init PORTB
BANKSEL	LATB	;Data Latch
CLRF	LATB	;
BANKSEL	ANSELB	
CLRF	ANSELB	;Make RB<7:0> digital
BANKSEL	TRISB	;
MOVLW	B'11110000'	;Set RB<7:4> as inputs
		and RB<3:0> as outputs
MOVWF	TRISB	;

# 12.3.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

#### RB0

- 1. SEG0 (LCD)
- 2. CCP4, 28-pin only
- 3. RB0

#### RB1

- 1. P1C (ECCP1), 28-pin only
- 2. RB1

#### RB2

- 1. P1B (ECCP1), 28-pin only
- 2. RB2

#### RB3

- 1. CCP2/P2A
- 2. RB3

#### RB4

- 1. COM0
- 2. P1D, 28-pin only
- 3. RB4

#### RB5

- 1. COM1
- 2. P2B, 28-pin only
- 3. CCP3/P3A
- 4. RB5

#### RB6

- 1. ICSPCLK (Programming)
- 2. ICDCLK (enabled by Configuration Word)
- 3. SEG14 (LCD)
- 4. RB6

#### RB7

- 1. ICSPDAT (Programming)
- 2. ICDDAT (enabled by Configuration Word)
- 3. SEG13 (LCD)
- 4. RB7

#### **REGISTER 12-6: PORTB: PORTB REGISTER**

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RB7     | RB6     | RB5     | RB4     | RB3     | RB2     | RB1     | RB0     |
| bit 7   |         |         |         |         |         |         | bit 0   |

#### Legend:

'1' = Bit is set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'0' = Bit is cleared

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **RB<7:0>**: PORTB I/O Pin bit

1 = Port pin is > VIH 0 = Port pin is < VIL

#### REGISTER 12-7: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7  | TRISB6  | TRISB5  | TRISB4  | TRISB3  | TRISB2  | TRISB1  | TRISB0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

#### REGISTER 12-8: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7   | LATB6   | LATB5   | LATB4   | LATB3   | LATB2   | LATB1   | LATB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

#### REGISTER 12-9: ANSELB: PORTB ANALOG SELECT REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 ANSB<5:0>: Analog Select between Analog or Digital Function on Pins RB<5:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 137

#### REGISTER 12-10: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUB7   | WPUB6   | WPUB5   | WPUB4   | WPUB3   | WPUB2   | WPUB1   | WPUB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	1		CHS<4:0				GO/DONE	ADON	161
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	137
APFCON	_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	130
CCPxCON	PxM<	<1:0>	DCxB	<1:0>		CCPxM<	3:0>		231
CPSCON0	CPSON	CPSRM <sup>(1)</sup>	_	_	CPSRNG	<1:0>	CPSOUT	T0XCS	323
CPSCON1	_	_	_	_		CPSCH-	<3:>		324
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	150
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	150
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	150
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	137
LCDCON	LCDEN	SLPEN	WERR	_	CS<1:	0>	LMUX	<1:0>	329
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	333
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	333
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		191
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	136
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	202
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	138

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

Note 1: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936 devices.

#### 12.4 PORTC Registers

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 12-12). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-3 shows how to initialize PORTC.

Reading the PORTC register (Register 12-11) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

The TRISC register (Register 12-12) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### **EXAMPLE 12-3: INITIALIZING PORTC**

	-	
BANKSEL	PORTC	i
CLRF	PORTC	;Init PORTC
BANKSEL	LATC	;Data Latch
CLRF	LATC	;
BANKSEL	ANSELC	;
CLRF	ANSELC	digital I/0
BANKSEL	TRISC	;
MOVLW	B'11110000'	;Set RC<7:4> as inputs
MOVWF	TRISC	;and set RC<3:0> as
		;outputs

# 12.4.1 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

#### RC0

- 1. T1OSO (Timer1 Oscillator)
- 2. CCP2/P2B
- 3. RC0

#### RC1

- T1OSI (Timer1 Oscillator)
- 2. CCP2/P2A
- 3. RC1

#### RC2

- 1. SEG3 (LCD)
- 2. CCP1/P1A
- 3. RC2

#### RC3

- 1. SEG6 (LCD)
- 2. SCL (MSSP)
- 3. SCK (MSSP)
- 4. RC3

#### RC4

- 1. SEG11 (LCD)
- 2. SDA (MSSP)
- 3. RC4

#### RC5

- 1. SEG10 (LCD)
- 2. SDO (MSSP)
- 3. RC5

#### RC6

- 1. SEG9 (LCD)
- 2. TX (EUSART)
- 3. CK (EUSART)
- 4. CCP3/P3A, 28-pin only
- 5. RC6

#### RC7

- SEG8 (LCD)
- 2. DT (EUSART)
- 3. CCP3/P3B, 28 pin only
- 4. RC7

#### REGISTER 12-11: PORTC: PORTC REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RC7     | RC6     | RC5     | RC4     | RC3     | RC2     | RC1     | RC0     |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 RC<7:0>: PORTC General Purpose I/O Pin bits

1 = Port pin is > VIH 0 = Port pin is < VIL

#### REGISTER 12-12: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7  | TRISC6  | TRISC5  | TRISC4  | TRISC3  | TRISC2  | TRISC1  | TRISC0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 TRISC<7:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

#### **REGISTER 12-13: LATC: PORTC DATA LATCH REGISTER**

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATC7   | LATC6   | LATC5   | LATC4   | LATC3   | LATC2   | LATC1   | LATC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	130
CCPxCON	PxM <sup>4</sup>	<1:0>	DCxB	<1:0>		CCPxN	/l<3:0>		231
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	140
LCDCON	LCDEN	SLPEN	WERR	_	CS<	1:0>	LMUX	<1:0>	329
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	333
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	333
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	140
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299
SSPxCON1	WCOL	SSPxOV	SSPxEN	CKP		SSPxN	/<3:0>		285
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	284
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	201
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	298
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

#### 12.5 PORTD Registers

PORTD is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISD (Register 12-14). Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-4 shows how to initialize PORTD.

Reading the PORTD register (Register 12-14) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATD).

**Note:** PORTD is available on PIC16F1936 and PIC16F1938 only.

The TRISD register (Register 12-15) controls the PORTD pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISD register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### 12.5.1 ANSELD REGISTER

The ANSELD register (Register 12-17) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELD bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELD bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

**Note:** The ANSELD register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### **EXAMPLE 12-4: INITIALIZING PORTD**

BANKSEL	PORTD	;
CLRF	PORTD	;Init PORTD
BANKSEL	LATD	;Data Latch
CLRF	LATD	;
BANKSEL	ANSELD	;
CLRF	ANSELD	digital I/0
BANKSEL	TRISD	;
MOVLW	B'11110000'	;Set RD<7:4> as inputs
MOVWF	TRISD	;and set RD<3:0> as
		;outputs

# 12.5.2 PORTD FUNCTIONS AND OUTPUT PRIORITIES

Each PORTD pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

#### RD0

- 1. COM3 (LCD)
- 2. RD0

#### RD1

- 1. CCP4 (CCP)
- 2. RD1

#### RD2

- 1. P2B (CCP)
- 2. RD2

#### RD3

- 1. SEG16 (LCD)
- 2. P2C (CCP)
- 3. RD3

#### RD4

- 1. SEG17 (LCD)
- 2. P2D (CCP)
- 3. RD4

#### RD5

- 1. SEG18 (LCD)
- 2. P1B (CCP)
- 3. RD5

#### RD6

- 1. SEG19 (LCD)
- 2. P1C (CCP)
- 3. RD6

#### RD7

- 1. SEG20 (LCD)
- P1D (CCP)
- 3. RD7

### REGISTER 12-14: PORTD: PORTD REGISTER<sup>(1)</sup>

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RD7     | RD6 RD5 |         | RD4     | RD3 RD2 |         | RD1     | RD0     |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown

'1' = Bit is set '0' = Bit is cleared

bit 7-0 RD<7:0>: PORTD General Purpose I/O Pin bits

> 1 = Port pin is > VIH 0 = Port pin is < VIL

Note 1: PORTD is not implemented on PIC16F1933/1936/1938 devices, read as '0'.

#### REGISTER 12-15: TRISD: PORTD TRI-STATE REGISTER<sup>(1)</sup>

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISD7  | TRISD6  | TRISD5  | TRISD4  | TRISD3  | TRISD2  | TRISD1  | TRISD0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 TRISD<7:0>: PORTD Tri-State Control bits

1 = PORTD pin configured as an input (tri-stated)

0 = PORTD pin configured as an output

Note 1: TRISD is not implemented on PIC16F1933/1936/1938 devices, read as '0'.

2: PORTD implemented on PIC16F1934/1937/1939/PIC16LF1934/1937/1939 devices only.

#### REGISTER 12-16: LATD: PORTD DATA LATCH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u R/W-x/u		R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

LATD<7:0>: PORTD Output Latch Value bits(1,2) bit 7-0

Note 1: Writes to PORTD are actually written to corresponding LATD register. Reads from PORTD register is return of actual I/O pin values.

2: PORTD implemented on PIC16F1934/1937/1939/PIC16LF1934/1937/1939 devices only.

### REGISTER 12-17: ANSELD: PORTD ANALOG SELECT REGISTER<sup>(2)</sup>

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSD7   | ANSD6   | ANSD5   | ANSD4   | ANSD3   | ANSD2   | ANSD1   | ANSD0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 ANSD<7:0>: Analog Select between Analog or Digital Function on Pins RD<7:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

2: ANSELD register is not implemented on the PIC16F1933/1936/1938. Read as '0'.

3: PORTD implemented on PIC16F1934/1937/1939/PIC16LF1934/1937/1939 devices only.

### TABLE 12-5: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD<sup>(1)</sup>

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	144
CCPxCON	PxM⁴	<1:0>	DCxB	<1:0>		231			
CPSCON0	CPSON	CPSRM <sup>(2)</sup>	_	_	CPSRNG<1:0> CPSOUT TO		T0XCS	323	
CPSCON1	_	_	_	-	CPSCH<3:0>				324
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	143
LCDCON	LCDEN	SLPEN	WERR	_	CS<1:0> LMUX<1:0>		<1:0>	329	
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	333
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	143
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	143

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers are not implemented on the PIC16F1933/1936/1938 devices, read as '0'.

2: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936 devices.

#### 12.6 PORTE Registers

PORTE is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (=1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (=0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). The exception is RE3, which is input only and its TRIS bit will always read as '1'. Example 12-5 shows how to initialize PORTE.

Reading the PORTE register (Register 12-18) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATE). RE3 reads '0' when MCLRE = 1.

**Note:** RE<2:0> and TRISE<2:0> pins are available on PIC16F1936 and PIC16F1938 only.

#### 12.6.1 ANSELE REGISTER

The ANSELE register (Register 12-21) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELE bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELE bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISE register (Register 12-19) controls the PORTE pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISE register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSELE register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### **EXAMPLE 12-5: INITIALIZING PORTE**

BANKSEL	PORTE	;
CLRF	PORTE	;Init PORTE
BANKSEL	LATE	;Data Latch
CLRF	LATE	;
BANKSEL	ANSELE	;
CLRF	ANSELE	digital I/0
BANKSEL	TRISE	;
MOVLW	B'00001100'	;Set RE<3:2> as inputs
MOVWF	TRISE	;and set RE<1:0>
		as outputs

## 12.6.2 PORTE FUNCTIONS AND OUTPUT PRIORITIES

Each PORTE pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

#### RE0

- 1. SEG21 (LCD)
- 2. CCP3/P3A (CCP)
- 3. RE0

#### RE1

- 1. SEG22 (LCD)
- 2. P3B (CCP)
- 3. RE1

#### RE2

- 1. SEG23 (LCD)
- CCP5 (CCP)
- 3. RE2

#### **REGISTER 12-18: PORTE: PORTE REGISTER**

U-0	U-0	U-0	U-0	R-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_	_	-	RE3	RE2 <sup>(1)</sup>	RE1 <sup>(1)</sup>	RE0 <sup>(1)</sup>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 **Unimplemented**: Read as '0' bit 3-0 **RE<3:0>**: PORTE I/O Pin bits<sup>(1)</sup>

1 = Port pin is > VIH 0 = Port pin is < VIL

Note 1: RE<2:0> are not implemented on the PIC16F1933/1936/1938. Read as '0'.

#### **REGISTER 12-19: TRISE: PORTE TRI-STATE REGISTER**

U-0	U-0	U-0	U-0	R-1	R/W-1	R/W-1	R/W-1
_	_	_	_	TRISE3	TRISE2 <sup>(1)</sup>	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 **Unimplemented**: Read as '0'

bit 3 TRISE3: RE3 Port Tri-state Control bit

This bit is always '1' as RE3 is an input only

bit 2-0 TRISE<2:0>: RE<2:0> Tri-State Control bits<sup>(1)</sup>

1 = PORTE pin configured as an input (tri-stated)

0 = PORTE pin configured as an output

Note 1: TRISE<2:0> are not implemented on the PIC16F1933/1936/1938/PIC16LF1933/1936/1938. Read as '0'.

#### **REGISTER 12-20: LATE: PORTE DATA LATCH REGISTER**

U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_	_	_	LATE3	LATE2	LATE1	LATE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 **Unimplemented**: Read as '0'

bit 3-0 LATE<3:0>: PORTE Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTE are actually written to corresponding LATE register. Reads from PORTE register is return of actual I/O pin values.

#### **REGISTER 12-21: ANSELE: PORTE ANALOG SELECT REGISTER**

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
_	_	_	_	_	ANSE2 <sup>(2)</sup>	ANSE1 <sup>(2)</sup>	ANSE0 <sup>(2)</sup>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3 **Unimplemented:** Read as '0'

bit 2-0 ANSE<2:0>: Analog Select between Analog or Digital Function on Pins RE<2:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

2: ANSELE register is not implemented on the PIC16F1933/1936/1938/PIC16LF1933/1936/1938. Read as '0'

#### REGISTER 12-22: WPUE: WEAK PULL-UP PORTE REGISTER

U-0	U-0	U-0	U-0	R/W-1/1	U-0	U-0	U-0
_	_	_	_	WPUE3	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 **Unimplemented:** Read as '0' bit 3 **WPUE:** Weak Pull-up Register bit

1 = Pull-up enabled0 = Pull-up disabled

bit 2-0 **Unimplemented:** Read as '0'

**Note 1:** Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

TABLE 12-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE<sup>(1)</sup>

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	-			CHS<4:0>			GO/DONE	ADON	161
ANSELE	_	_	_	_	_	ANSE2	ANSE1	ANSE1 ANSE0	
CCPxCON	PxM<	<1:0>	DCxB	CxB<1:0> CC		CCPx	M<3:0>	231	
LATE		_	_	_	LATE3	LATE2	LATE1	LATE0	147
LCDCON	LCDEN	SLPEN	WERR	_	CS<	1:0>	LMUX	<1:0>	329
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	333
PORTE	_	_	_	_	RE3	RE2	RE1	RE0	146
TRISE	_	_	_	_	TRISE3	TRISE2	TRISE1	TRISE0	146
WPUE	_	_	_	_	WPUE3	_	_	_	148

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by

PORTE.

Note 1: These registers are not implemented on the PIC16F1933/1936/1938 devices, read as '0'.

#### 13.0 INTERRUPT-ON-CHANGE

The PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTB pin, or combination of PORTB pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- · Individual pin configuration
- · Rising and falling edge detection
- · Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

#### 13.1 Enabling the Module

To allow individual PORTB pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

#### 13.2 Individual Pin Configuration

For each PORTB pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCBPx bit of the IOCBP register is set. To enable a pin to detect a falling edge, the associated IOCBNx bit of the IOCBN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCBPx bit and the IOCBNx bit of the IOCBP and IOCBN registers, respectively.

#### 13.3 Interrupt Flags

The IOCBFx bits located in the IOCBF register are status flags that correspond to the Interrupt-on-change pins of PORTB. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCBFx bits.

#### 13.4 Clearing Interrupt Flags

The individual status flags, (IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

#### **EXAMPLE 13-1:**


```
MOVLW 0xff
XORWF IOCBF, W
ANDWF IOCBF, F
```

#### 13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCBF register will be updated prior to the first instruction executed out of Sleep.

FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM



#### REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBP7  | IOCBP6  | IOCBP5  | IOCBP4  | IOCBP3  | IOCBP2  | IOCBP1  | IOCBP0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set '0' = Bit is cleared

#### bit 7-0 **IOCBP<7:0>:** Interrupt-on-Change Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

#### REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7  | IOCBN6  | IOCBN5  | IOCBN4  | IOCBN3  | IOCBN2  | IOCBN1  | IOCBN0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

#### bit 7-0 **IOCBN<7:0>:** Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

#### REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7     | IOCBF6     | IOCBF5     | IOCBF4     | IOCBF3     | IOCBF2     | IOCBF1     | IOCBF0     |
| bit 7      |            |            |            |            |            |            | bit 0      |

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HS - Bit is set in hardware

#### bit 7-0 **IOCBF<7:0>:** Interrupt-on-Change Flag bits

- 1 = An enabled change was detected on the associated pin. Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	137
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	150
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	150
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	150
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Interrupt-on-Change.

NOTES:

# 14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)
- · LCD bias generator

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

#### 14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC, Comparators, and DAC is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.


The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and Comparator module. Reference Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 17.0 "Comparator Module" for additional information.

#### 14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 29.0 "Electrical Specifications"** for the minimum delay requirement.

FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM



#### REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY <sup>(1)</sup>	Reserved	Reserved	CDAF\	/R<1:0>	ADFV	R<1:0>
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedq = Value depends on condition

bit 7 **FVREN:** Fixed Voltage Reference Enable bit 0 = Fixed Voltage Reference is disabled 1 = Fixed Voltage Reference is enabled **FVRRDY:** Fixed Voltage Reference Ready Flag bit<sup>(1)</sup> bit 6 0 = Fixed Voltage Reference output is not ready or not enabled 1 = Fixed Voltage Reference output is ready for use bit 5-4 Reserved: Read as '0'. Maintain these bits clear. bit 3-2 CDAFVR<1:0>: Comparator and DAC Fixed Voltage Reference Selection bit 00 = Comparator and DAC Fixed Voltage Reference Peripheral output is off. 01 = Comparator and DAC Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = Comparator and DAC Fixed Voltage Reference Peripheral output is 2x (2.048V)(2) 11 = Comparator and DAC Fixed Voltage Reference Peripheral output is 4x (4.096V)(2) bit 1-0 ADFVR<1:0>: ADC Fixed Voltage Reference Selection bit 00 = ADC Fixed Voltage Reference Peripheral output is off. 01 = ADC Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = ADC Fixed Voltage Reference Peripheral output is 2x (2.048V)(2) 11 = ADC Fixed Voltage Reference Peripheral output is 4x (4.096V)(2)

**Note 1:** FVRRDY is always '1' on devices with LDO (PIC16F193X).

2: Fixed Voltage Reference output cannot exceed VDD.

#### TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFV	R<1:0>	ADFVI	R<1:0>	154

**Legend:** Shaded cells are not used with the Fixed Voltage Reference.


# 15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

#### FIGURE 15-1: ADC BLOCK DIAGRAM



#### 15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- · ADC conversion clock source
- · Interrupt control
- · Result formatting

#### 15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section** "" for more information.

**Note:** Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

#### 15.1.2 CHANNEL SELECTION

There are 16 channel selections available:

- AN<13:0> pins
- · DAC Output
- · FVR (Fixed Voltage Reference) Output

Refer to Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2** "**ADC Operation**" for more information.

#### 15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- VDD
- FVR

The ADNREF bits of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See Section 14.0 "Fixed Voltage Reference (FVR)" for more details on the fixed voltage reference.

#### 15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 29.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.


TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock P	eriod (TAD)	Device Frequency (Fosc)  Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	62.5ns <sup>(2)</sup>	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs
Fosc/4	100	125 ns <sup>(2)</sup>	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs <sup>(2)</sup>	400 ns <sup>(2)</sup>	0.5 μs <sup>(2)</sup>	1.0 μs	2.0 μs	8.0 μs <sup>(3)</sup>
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <sup>(3)</sup>
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>
FRC	x11	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>

**Legend:** Shaded cells are outside of recommended range.

- Note 1: The FRC source has a typical TAD time of 1.6  $\mu s$  for VDD.
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock Fosc. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

#### FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



#### 15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
  - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.


Please refer to **Section 15.1.5 "Interrupts"** for more information.

#### 15.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

#### FIGURE 15-3: 10-BIT A/D CONVERSION RESULT FORMAT



#### 15.2 ADC Operation

#### 15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section 15.2.6 "A/D Conversion Procedure".

#### 15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- · Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

#### 15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

**Note:** A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

#### 15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

#### 15.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 15-2: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16F193X/LF193X	CCP5

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 22.0 "Capture/Compare/PWM Modules" for more information.

#### 15.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
  - · Select ADC conversion clock
  - · Configure voltage reference
  - · Select ADC input channel
  - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - · Clear ADC interrupt flag
  - · Enable ADC interrupt
  - · Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
  - **Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
    - 2: Refer to Section 15.3 "A/D Acquisition Requirements".

#### **EXAMPLE 15-1: A/D CONVERSION**

```
; This code block configures the ADC
; for polling, Vdd and Vss references, Frc
; clock and ANO input.
;Conversion start & polling for completion
; are included.
BANKSEL ADCON1
        B'11110000' ;Right justify, Frc
MOVLW
                    ;clock
MOVWF
        ADCON1
                   ;Vdd and Vss Vref
BANKSEL TRISA
BSF
        TRISA,0 ;Set RAO to input
BANKSEL ANSEL
BSF
        ANSEL,0 ;Set RAO to analog
BANKSEL
        ADCON0
         B'00000001' ;Select channel ANO
MOVLW
MOVWE
                    ;Turn ADC On
         ADCON0
         SampleTime ;Acquisiton delay
CALL
         ADCON0, ADGO ; Start conversion
BSF
BTFSC
        ADCON0, ADGO ; Is conversion done?
GOTO
         $-1
                   ;No, test again
BANKSEL
        ADRESH
         ADRESH,W ;Read upper 2 bits
MOVF
MOVWF
         RESULTHI
                    ;store in GPR space
BANKSEL
         ADRESL
         ADRESL,W
MOVF
                    ;Read lower 8 bits
MOVWE
         RESULTLO ;Store in GPR space
```

DS41364D-page 161

#### 15.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

#### REGISTER 15-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

L:4 <b>7</b>	Heimelenes (al. Dander (a)
bit 7	Unimplemented: Read as '0'
bit 6-2	CHS<4:0>: Analog Channel Select bits
	00000 <b>= ANO</b>
	00001 <b>= AN1</b>
	00010 <b>= AN2</b>
	00011 <b>= AN3</b>
	00100 = AN4
	$00101 = AN5^{(3)}$
	$00110 = AN6^{(3)}$
	$00111 = AN7^{(3)}$
	01000 = AN8
	01001 = AN9
	01010 = AN10
	01011 = AN11
	01100 = AN12
	01101 = AN13
	01110 = Reserved. No channel connected.
	•
	•
	• 11101 Decembed No showed connected
	11101 = Reserved. No channel connected.
	11110 = DAC output <sup>(1)</sup>
	11111 = FVR (Fixed Voltage Reference) Buffer 1 Output <sup>(2)</sup>
bit 1	GO/DONE: A/D Conversion Status bit
	1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
	This bit is automatically cleared by hardware when the A/D conversion has completed.
	0 = A/D conversion completed/not in progress
bit 0	ADON: ADC Enable bit
	1 = ADC is enabled
	0 = ADC is disabled and consumes no operating current

Note 1: See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information.

2: See Section 14.0 "Fixed Voltage Reference (FVR)" for more information.

3: Not available on the PIC16F/LF1933/1936/1938.

#### REGISTER 15-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six Most Significant bits of ADRESH are set to '0' when the conversion result is loaded.

0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion result is loaded.

bit 6-4 ADCS<2:0>: A/D Conversion Clock Select bits

000 = Fosc/2

001 = Fosc/8 010 = Fosc/32

011 = FRC (clock supplied from a dedicated RC oscillator)

100 = Fosc/4

101 = Fosc/16

110 = Fosc/64

111 = FRC (clock supplied from a dedicated RC oscillator)

bit 3 **Unimplemented:** Read as '0'

bit 2 ADNREF: A/D Negative Voltage Reference Configuration bit

0 = VREF- is connected to Vss

1 = VREF- is connected to external VREF-

bit 1-0 ADPREF<1:0>: A/D Positive Voltage Reference Configuration bits

00 = VREF+ is connected to VDD

01 = Reserved

10 = VREF+ is connected to external VREF+

11 = VREF+ is connected to internal fixed voltage reference

#### REGISTER 15-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | ADRES   | 6<9:2>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set '0' = Bit is cleared

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper 8 bits of 10-bit conversion result

#### REGISTER 15-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES   | S<1:0>  | _       | _       | _       | _       | _       | _       |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-6 **ADRES<1:0>**: ADC Result Register bits Lower 2 bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

#### REGISTER 15-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| _       | _       | _       | _       | _       | _       | ADRES   | S<9:8>  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 **Reserved**: Do not use.

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper 2 bits of 10-bit conversion result

#### REGISTER 15-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | ADRES   | S<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 ADRES<7:0>: ADC Result Register bits

Lower 8 bits of 10-bit conversion result

#### 15.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (Chold) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor Chold. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is  $10~\mathrm{k}\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### **EQUATION 15-1: ACQUISITION TIME EXAMPLE**

Assumptions: Temperature =  $50^{\circ}$ C and external impedance of  $10k\Omega 5.0V VDD$ 

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$$
  
=  $TAMP + TC + TCOFF$   
=  $2\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$ 

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD}$$
 ;[1]  $V_{CHOLD}$  charged to within 1/2 lsb

$$V_{APPLIED}\left(1-e^{\frac{-Tc}{RC}}\right) = V_{CHOLD}$$
 ;[2]  $V_{CHOLD}$  charge response to  $V_{APPLIED}$ 

$$V_{APPLIED}\left(1-e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1-\frac{1}{(2^{n+1})-1}\right)$$
 ; combining [1] and [2]

*Note:* Where n = number of bits of the ADC.

Solving for TC:

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/511)$$

$$= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.001957)$$


$$= 1.12\mu s$$

Therefore:

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05Ms/^{\circ}C)]$$
  
= 4.42\mu s

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
  - 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
  - 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

FIGURE 15-4: ANALOG INPUT MODEL



#### FIGURE 15-5: ADC TRANSFER FUNCTION




TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	161
ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	162	
ADRESH	A/D Result I	Register High	1						163
ADRESL	A/D Result I	Register Low							163
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	133
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	137
ANSELE	_	_	_	_	_	ANSE2	ANSE1	ANSE0	147
CCP1CON	P1M	<1:0>	DC1B	<1:0>	CCP1M<3:0>				231
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
TRISE	_	_	_	_	TRISE3	TRISE2	TRISE1	TRISE0	146
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR<1:0>		ADFVR<1:0>		154
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS<1:0>		_	DACNSS	172
DACCON1	_	_	_			DACR<4:0>			172

**Legend:** x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

NOTES:

# 16.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- · FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- · Comparator positive input
- · ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

#### 16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

#### **EQUATION 16-1: DAC OUTPUT VOLTAGE**

Vout = 
$$\left( (VSRC + - VSRC -) \times \frac{DACR < 4:0>}{2^5} \right) + VSRC$$

VSRC+ = VDD, VREF+ or FVR1

VSRC- = VSS or VREF-

#### 16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 29.0** "**Electrical Specifications**".

#### 16.3 Low Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSRC+), or the negative voltage source, (VSRC-) can be disabled.

The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

# 16.4 Output Clamped to Positive Voltage Source

The DAC output voltage can be set to VSRC+ with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACRx bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 16.6 "DAC Voltage Reference Output"** for more information.

# 16.5 Output Clamped to Negative Voltage Source

The DAC output voltage can be set to VSRC- with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- · Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper negative source.
- Configuring the DACRx bits to '00000' in the DACCON1 register.


This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

#### 16.6 DAC Voltage Reference Output


The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 16-2 shows an example buffering technique.

**FIGURE 16-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM** 



**FIGURE 16-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE** 



#### 16.7 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

#### 16.8 Effects of a Reset

A device Reset affects the following:

- · DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.

#### REGISTER 16-1: DACCONO: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
DACEN	DACLPS	DACOE		DACPSS<1:0>			DACNSS
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 DACEN: DAC Enable bit

1 = DAC is enabled

0 = DAC is disabled

bit 6 DACLPS: DAC Low-Power Voltage State Select bit

1 = DAC Positive reference source selected0 = DAC Negative reference source selected

bit 5 DACOE: DAC Voltage Output Enable bit

1 = DAC voltage level is also an output on the DACOUT pin
 0 = DAC voltage level is disconnected from the DACOUT pin

bit 4 Unimplemented: Read as '0'

bit 3-2 DACPSS<1:0>: DAC Positive Source Select bits

00 = VDD 01 = VREF+

10 = FVR Buffer2 output 11 = Reserved, do not use

bit 1 **Unimplemented:** Read as '0'

bit 0 DACNSS: DAC Negative Source Select bits

1 = VREF-0 = VSS

#### REGISTER 16-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
					DACR<4:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

Vout = ((VSRC+) - (VSRC-))\*(DACR<4:0>/(2<sup>5</sup>)) + VSRC-

**Note 1:** The output select bits are always right justified to ensure that any number of bits can be used without affecting the register layout

#### TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR<1:0>		ADFVR<1:0>		154
DACCON0	DACEN	DACLPS	DACOE	-	DACPSS<1:0>		_	DACNSS	172
DACCON1			-	DACR<4:0>					172

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC Module.

NOTES:

#### 17.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- · Programmable input selection
- · Comparator output is available internally/externally
- · Programmable output polarity
- · Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- · Programmable and fixed voltage reference


#### 17.1 Comparator Overview

A single comparator is shown in Figure 17-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

#### FIGURE 17-1: SINGLE COMPARATOR



**Note:** The black areas of the output of the comparator represents the uncertainty due to input offsets and response time.



**FIGURE 17-2: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM** 

#### 17.2 Comparator Control

Each comparator has 2 control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 17-1) contain Control and Status bits for the following:

- Fnable
- · Output selection
- · Output polarity
- · Speed/Power selection
- · Hysteresis enable
- · Output synchronization

The CMxCON1 registers (see Register 17-2) contain Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- · Negative input channel selection

#### 17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

## 17.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set
  - Note 1: The CxOE bit of the CMxCON0 register overrides the PORT data latch. Setting the CxON bit of the CMxCON0 register has no impact on the port override.
    - 2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

#### 17.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-1 shows the output state versus input conditions, including polarity control.

TABLE 17-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVn > CxVp	0	0
CxVn < CxVp	0	1
CxVn > CxVp	1	0
CxVn < CxVp	1	1

### 17.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

#### 17.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

These hysteresis levels change as a function of the comparator's Speed/Power mode selection.

Table 17-2 shows the hysteresis levels.

TABLE 17-2: HYSTERESIS LEVELS

CxSP	CxHYS Enabled	CxHYS Disabled
0	± 3mV	<< ± 1mV
1	± 20mV	± 3mV

These levels are approximate.

See Section 29.0 "Electrical Specifications" for more information.

#### 17.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 20.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

## 17.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2) and the Timer1 Block Diagram (Figure 21-1) for more information.

#### 17.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

# 17.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN+ analog pin
- DAC
- FVR (Fixed Voltage Reference)
- Vss (Ground)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

## 17.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:

To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

#### 17.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 29.0** "Electrical Specifications" for more details.

#### 17.9 Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.


# 17.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

FIGURE 17-3: ANALOG INPUT MODEL



#### REGISTER 17-1: CMxCON0: COMPARATOR X CONTROL REGISTER 0

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **CxON:** Comparator Enable bit

1 = Comparator is enabled and consumes no active power

0 = Comparator is disabled

bit 6 **CxOUT:** Comparator Output bit

If CxPOL = 1 (inverted polarity):

1 = CxVP < CxVN0 = CxVP > CxVN

If CxPOL = 0 (non-inverted polarity):

1 = CxVP > CxVN

0 = CxVP < CxVN

bit 5 **CxOE:** Comparator Output Enable bit

1 = CXOUT is present on the CXOUT pin. Requires that the associated TRIS bit be cleared to actually drive the pin. Not affected by CXON.

0 = CxOUT is internal only

1 = Comparator output is inverted0 = Comparator output is not inverted

bit 3 Unimplemented: Read as '0'

bit 2 CxSP: Comparator Speed/Power Select bit

1 = Comparator operates in normal power, higher speed mode

0 = Comparator operates in low-power, low-speed mode

bit 1 CxHYS: Comparator Hysteresis Enable bit

1 = Comparator hysteresis enabled0 = Comparator hysteresis disabled

0 - Comparator Hysteresis disabled

bit 0 **CxSYNC:** Comparator Output Synchronous Mode bit 1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source.

Output updated on the falling edge of Timer1 clock source.

0 = Comparator output to Timer1 and I/O pin is asynchronous.

#### REGISTER 17-2: CMxCON1: COMPARATOR CX CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
CxINTP	CxINTN	CxPCH<1:0>		_	_	CxNCH<1:0>	
bit 7				•			bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown

'1' = Bit is set '0' = Bit is cleared

U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets

bit 7 CxINTP: Comparator Interrupt on Positive Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit

0 = No interrupt flag will be set on a positive going edge of the CxOUT bit

bit 6 CXINTN: Comparator Interrupt on Negative Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit

0 = No interrupt flag will be set on a negative going edge of the CxOUT bit

bit 5-4 **CxPCH<1:0>:** Comparator Positive Input Channel Select bits

00 = CxVP connects to CxIN+ pin

01 = CxVP connects to DAC Voltage Reference

10 = CxVP connects to FVR Voltage Reference

11 = CxVP connects to Vss

bit 3-2 **Unimplemented:** Read as '0'

bit 1-0 CxNCH<1:0>: Comparator Negative Input Channel Select bits

00 = CxVN connects to C12IN0- pin

01 = CxVN connects to C12IN1- pin

10 = CxVN connects to C12IN2- pin

11 = CxVN connects to C12IN3- pin

#### REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
_	_	_	_	-	_	MC2OUT	MC1OUT
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-2 Unimplemented: Read as '0'
bit 1 MC2OUT: Mirror Copy of C2OUT bit
bit 0 MC1OUT: Mirror Copy of C1OUT bit

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CM1CON0	C10N	C1OUT	C10E	C1POL		C1SP	C1HYS	C1SYNC	180
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	180
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	_	_	C1NCI	H<1:0>	181
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	_	_	C2NCI	H<1:0>	181
CMOUT	-	_	_	-	_	_	MC2OUT	MC1OUT	181
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR<1:0> ADFVR<1:0>		154		
DACCON0	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	_	DACNSS	172
DACCON1	-	_	_			DACR<4:0>			172
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	133
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	137

**Legend:** — = unimplemented location, read as '0'. Shaded cells are unused by the Comparator module.

#### 18.0 SR LATCH

The module consists of a single SR Latch with multiple Set and Reset inputs as well as separate latch outputs. The SR Latch module includes the following features:

- · Programmable input selection
- SR Latch output is available externally
- Separate Q and Q outputs
- · Firmware Set and Reset

The SR Latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

#### 18.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- Comparator C2 output (SYNCC2OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to set or reset the SR Latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR Latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 17.0 "Comparator Module" and Section 20.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR Latch.

An internal clock source is available that can periodically set or reset the SR Latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to set or reset the SR Latch, respectively.

Note:

Enabling both the Set and Reset inputs from any one source at the same time may result in indeterminate operation, as the Reset dominance cannot be assured.

#### 18.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and  $\overline{Q}$  latch outputs. Both of the SR Latch outputs may be directly output to an I/O pin at the same time. The  $\overline{Q}$  latch output pin function can be moved to an alternate pin using the SRNQSEL bit of the APFCON register.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

#### 18.3 Effects of a Reset

Upon any device Reset, the SR Latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.




FIGURE 18-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM

TABLE 18-1: SRCLK FREQUENCY TABLE

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

#### REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN	SRCLK<2:0>			SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared S = Bit is set only

bit 7 SRLEN: SR Latch Enable bit

1 = SR Latch is enabled

0 = SR Latch is disabled

bit 6-4 SRCLK<2:0>: SR Latch Clock Divider bits

000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock

001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock

010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock

011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock

100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock

101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock

110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock

111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock

bit 3 SRQEN: SR Latch Q Output Enable bit

If SRLEN = 1:

1 = Q is present on the SRQ pin

0 = External Q output is disabled

If SRLEN = 0:

SR Latch is disabled

bit 2 **SRNQEN:** SR Latch  $\overline{Q}$  Output Enable bit

If SRLEN = 1:

 $1 = \overline{Q}$  is present on the SRnQ pin

 $0 = \text{External } \overline{Q} \text{ output is disabled}$ 

If SRLEN = 0:

SR Latch is disabled

bit 1 SRPS: Pulse Set Input of the SR Latch bit (1)

1 = Pulse set input for 1 Q-clock period

0 = No effect on set input.

bit 0 SRPR: Pulse Reset Input of the SR Latch bit (1)

1 = Pulse reset input for 1 Q-clock period

0 = No effect on reset input.

Note 1: Set only, always reads back '0'.

#### REGISTER 18-2: SRCON1: SR LATCH CONTROL 1 REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SRSPE   | SRSCKE  | SRSC2E  | SRSC1E  | SRRPE   | SRRCKE  | SRRC2E  | SRRC1E  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 SRSPE: SR Latch Peripheral Set Enable bit

1 = SR Latch is set when the SRI pin is high.

0 = SRI pin has no effect on the set input of the SR Latch

bit 6 SRSCKE: SR Latch Set Clock Enable bit

1 = Set input of SR Latch is pulsed with SRCLK

0 = SRCLK has no effect on the set input of the SR Latch

bit 5 SRSC2E: SR Latch C2 Set Enable bit

1 = SR Latch is set when the C2 Comparator output is high

0 = C2 Comparator output has no effect on the set input of the SR Latch

bit 4 SRSC1E: SR Latch C1 Set Enable bit

1 = SR Latch is set when the C1 Comparator output is high

0 = C1 Comparator output has no effect on the set input of the SR Latch

bit 3 SRRPE: SR Latch Peripheral Reset Enable bit

1 = SR Latch is reset when the SRI pin is high.

0 = SRI pin has no effect on the reset input of the SR Latch

bit 2 SRRCKE: SR Latch Reset Clock Enable bit

1 = Reset input of SR Latch is pulsed with SRCLK

0 = SRCLK has no effect on the reset input of the SR Latch

bit 1 SRRC2E: SR Latch C2 Reset Enable bit

1 = SR Latch is reset when the C2 Comparator output is high

0 = C2 Comparator output has no effect on the reset input of the SR Latch

bit 0 SRRC1E: SR Latch C1 Reset Enable bit

1 = SR Latch is reset when the C1 Comparator output is high

0 = C1 Comparator output has no effect on the reset input of the SR Latch

TABLE 18-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	133
SRCON0	SRLEN	SRCLK<2:0>			SRQEN	SRNQEN	SRPS	SRPR	185
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	186
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132

**Legend:** — = unimplemented location, read as '0'. Shaded cells are unused by the SR Latch module.

NOTES:

#### 19.0 TIMERO MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- · Programmable external clock edge selection
- · Interrupt on overflow
- · TMR0 can be used to gate Timer1

Figure 19-1 is a block diagram of the Timer0 module.

#### 19.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 19.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

> : The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

#### 19.1.2 8-BIT COUNTER MODE


In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter Mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.

#### FIGURE 19-1: BLOCK DIAGRAM OF THE TIMERO



### 19.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION register.

**Note:** The Watchdog Timer (WDT) uses its own independent prescaler.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

#### 19.1.4 TIMERO INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

### 19.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the TOCKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 29.0 "Electrical Specifications"**.

#### 19.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

#### REGISTER 19-1: OPTION\_REG: OPTION REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUEN   | INTEDG  | TMR0CS  | TMR0SE  | PSA     |         | PS<2:0> |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown '1' = Bit is set '0' = Bit is cleared

WPUEN: Weak Pull-up Enable bit bit 7 1 = All weak pull-ups are disabled (except  $\overline{MCLR}$ , if it is enabled) 0 = Weak pull-ups are enabled by individual WPUx latch values bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TMR0CS: Timer0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) bit 4 TMR0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is not assigned to the Timer0 module 0 = Prescaler is assigned to the Timer0 module bit 2-0 PS<2:0>: Prescaler Rate Select bits

Bit Value	Timer0 Rate
000	1:2
001	1:4
010	1:8
011	1:16
100	1:32
101	1:64
110	1 : 128
111	1:256

#### TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMERO

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	CPSRM <sup>(1)</sup>	_	_	CPSRN	IG<1:0>	CPSOUT	T0XCS	323
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA			191	
TMR0	IR0 Timer0 Module Register								
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

Page provides register information.

Note 1: The Capacitive Sensing Reference Mode (CPSRM) bit is not available for the PIC16F/LF1934/1936 devices.

**Preliminary** 

**NOTES:** 

# 20.0 TIMER1 MODULE WITH GATE CONTROL


The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- · Selectable Gate Source Polarity

- · Gate Toggle Mode
- · Gate Single-pulse Mode
- · Gate Value Status
- · Gate Event Interrupt

Figure 20-1 is a block diagram of the Timer1 module.

#### FIGURE 20-1: TIMER1 BLOCK DIAGRAM



#### 20.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 20-1 displays the Timer1 enable selections.

TABLE 20-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

#### 20.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 20-2 displays the clock source selections.

#### 20.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 Gate
- · C1 or C2 comparator input to Timer1 Gate

#### 20.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

Note:

In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- · Timer1 enabled after POR
- · Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low

TABLE 20-2: CLOCK SOURCE SELECTIONS

TMR1CS1	TMR1CS0	T10SCEN	Clock Source
0	1	х	System Clock (Fosc)
0	0	х	Instruction Clock (Fosc/4)
1	1	х	Capacitive Sensing Oscillator
1	0	0	External Clocking on T1CKI Pin
1	0	1	Osc.Circuit On T1OSI/T1OSO Pins

#### 20.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1I.

#### 20.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

# 20.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 20.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to									
	asynchronous operation, it is possible to									
	skip an increment. When switching from									
	asynchronous to synchronous operation,									
	it is possible to produce an additional									
	increment.									

# 20.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

#### 20.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 Gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 Gate can also be driven by multiple selectable sources.

#### 20.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 20-3 for timing details.

TABLE 20-3: TIMER1 GATE ENABLE SELECTIONS

	T1CLK	T1GPOL	T1G	Timer1 Operation
	<b>↑</b>	0	0	Counts
Γ	<b>↑</b>	0	1	Holds Count
Γ	$\uparrow$	1	0	Holds Count
	$\uparrow$	1	1	Counts

### 20.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 Gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

**TABLE 20-4: TIMER1 GATE SOURCES** 

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output SYNCC1OUT (optionally Timer1 synchronized output)
11	Comparator 2 Output SYNCC2OUT (optionally Timer1 synchronized output)

#### 20.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 Gate Control. It can be used to supply an external source to the Timer1 Gate circuitry.

#### 20.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 Gate circuitry.

#### 20.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 Gate Control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 17.4.1 "Comparator Output Synchronization**".

#### 20.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 Gate Control. The Comparator 2 output (SYNCC2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 17.4.1 "Comparator Output Synchronization**".

#### 20.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 20-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:

Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

### 20.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software.

Clearing the T1GSPM bit of the T1GCON register will also clear the T1GGO/DONE bit. See Figure 20-5 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 Gate source to be measured. See Figure 20-6 for timing details.

#### 20.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

#### 20.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

#### 20.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- · TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

**Note:** The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

#### 20.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T10SCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine. Timer1 oscillator will continue to operate in Sleep regardless of the  $\overline{\text{T1SYNC}}$  bit setting.

## 20.9 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 12.0 "I/O Ports".

#### 20.10 ECCP/CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.


In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see Section 15.2.5 "Special Event Trigger".

#### FIGURE 20-2: TIMER1 INCREMENTING EDGE



Note 1: Arrows indicate counter increments.

2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

TIGVAL

TIMER1 GATE ENABLE MODE

TMR1GE

T1GPOL

T1CKI

N + 1

N + 2


N + 3


N + 4


#### FIGURE 20-4: TIMER1 GATE TOGGLE MODE

Ν

TIMER1







#### 20.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 20-1, is used to control Timer1 and select the various features of the Timer1 module.

#### REGISTER 20-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0>		T1CKPS<1:0>		T10SCEN	T1SYNC	_	TMR10N
bit 7				•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 TMR1CS<1:0>: Timer1 Clock Source Select bits

11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC)

10 = Timer1 clock source is pin or oscillator:

If T1OSCEN = 0:

External clock from T1CKI pin (on the rising edge)

<u>If T1OSCEN = 1</u>:

Crystal oscillator on T1OSI/T1OSO pins

01 = Timer1 clock source is system clock (Fosc)

00 = Timer1 clock source is instruction clock (Fosc/4)

bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 3 T10SCEN: LP Oscillator Enable Control bit

1 = Dedicated Timer1 oscillator circuit enabled

0 = Dedicated Timer1 oscillator circuit disabled

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS<1:0> = 1X

1 = Do not synchronize external clock input

0 = Synchronize external clock input with system clock (Fosc)

TMR1CS<1:0> = 0X

This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.

bit 1 **Unimplemented:** Read as '0'

bit 0 TMR1ON: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Clears Timer1 Gate flip-flop

#### 20.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 20-2, is used to control Timer1 Gate.

#### REGISTER 20-2: T1GCON: TIMER1 GATE CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS<1:0>	
bit 7	_	_					bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware

bit 7 TMR1GE: Timer1 Gate Enable bit

If TMR1ON = 0: This bit is ignored If TMR1ON = 1:

1 = Timer1 counting is controlled by the Timer1 gate function

0 = Timer1 counts regardless of Timer1 gate function

bit 6 T1GPOL: Timer1 Gate Polarity bit

1 = Timer1 gate is active-high (Timer1 counts when gate is high)0 = Timer1 gate is active-low (Timer1 counts when gate is low)

bit 5 T1GTM: Timer1 Gate Toggle Mode bit

1 = Timer1 Gate Toggle mode is enabled

0 = Timer1 Gate Toggle mode is disabled and toggle flip flop is cleared

Timer1 gate flip-flop toggles on every rising edge.

bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit

1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate

0 = Timer1 gate Single-Pulse mode is disabled

bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit

1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge

0 = Timer1 gate single-pulse acquisition has completed or has not been started

This bit is automatically cleared when T1GSPM is cleared.

bit 2 T1GVAL: Timer1 Gate Current State bit

Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L.

Unaffected by Timer1 Gate Enable (TMR1GE).

bit 1-0 T1GSS<1:0>: Timer1 Gate Source Select bits

00 = Timer1 Gate pin

01 = Timer0 overflow output

10 = Comparator 1 optionally synchronized output (SYNCC1OUT)

11 = Comparator 2 optionally synchronized output (SYNCC2OUT)

TABLE 20-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	137
CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1M	1<3:0>		231
CCP2CON	P2M	<1:0>	DC2B	<1:0>		CCP2N	1<3:0>		231
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
TMR1H	Holding Regi	ster for the Mo	ost Significan	t Byte of the	16-bit TMR1 F	Register			197*
TMR1L	Holding Regi	ster for the Le	ast Significa	nt Byte of the	16-bit TMR1	Register			197*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
T1CON	TMR1C	S<1:0> T1CKPS<1:0> T1OSCEN T1SYNC — TMR1ON		201					
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	202	

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

<sup>\*</sup> Page provides register information.

NOTES:

#### 21.0 TIMER2/4/6 MODULES

There are up to three identical Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


Note: The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON, or T6CON. PRx references PR2, PR4, or PR6.

The Timer2/4/6 modules incorporate the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSPx modules (Timer2 only)

See Figure 21-1 for a block diagram of Timer2/4/6.

FIGURE 21-1: TIMER2/4/6 BLOCK DIAGRAM



#### 21.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 modules is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 21.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMRx register
- · a write to the TxCON register
- Power-on Reset (POR)
- · Brown-out Reset (BOR)
- MCLR Reset
- · Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- · Stack Underflow Reset
- RESET Instruction

**Note:** TMRx is not cleared when TxCON is written.

#### 21.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIRx register. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE, of the PIEx register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

#### 21.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode. Additional information is provided in **Section 23.0** "**Master Synchronous Serial Port (MSSP) Module**"

#### 21.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

#### REGISTER 21-1: TXCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTER

U-0	R/W-0/0						
_		TOUTP	S<3:0>	TMRxON	TxCKP	S<1:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0'

bit 6-3 **TOUTPS<3:0>:** Timer Output Postscaler Select bits

0000 = 1:1 Postscaler 0001 = 1:2 Postscaler 0010 = 1:3 Postscaler

0011 = 1:4 Postscaler 0100 = 1:5 Postscaler

0101 = 1:6 Postscaler 0110 = 1:7 Postscaler

0111 = 1:8 Postscaler

1000 = 1:9 Postscaler 1001 = 1:10 Postscaler

1010 = 1:11 Postscaler

1011 = 1:12 Postscaler 1100 = 1:13 Postscaler

1101 = 1:14 Postscaler

1110 = 1:15 Postscaler 1111 = 1:16 Postscaler

bit 2 TMRxON: Timerx On bit

1 = Timerx is on

0 = Timerx is off

bit 1-0 TxCKPS<1:0>: Timer2-type Clock Prescale Select bits

00 = Prescaler is 1

01 = Prescaler is 4

10 = Prescaler is 16

11 = Prescaler is 64

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP2CON	P2M<	<1:0>	DC2B	<1:0>		CCP2N	√<3:0>		231
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	105
PR2	Timer2 Mod	dule Period	Register						205*
PR4	Timer4 Mod	dule Period	Register						205*
PR6	Timer6 Mod	dule Period	Register						205*
T2CON			TOUTP	'S<3:0>		TMR2ON	T2CKP	S<1:0>	207
T4CON			TOUTP	'S<3:0>		TMR40N	T4CKP	S<1:0>	207
T6CON		— TOUTPS<3:0> TMR2ON T6CKPS<1:0>							
TMR2	Holding Register for the 8-bit TMR2 Register								205*
TMR4	Holding Register for the 8-bit TMR4 Register <sup>(1)</sup>								205*
TMR6	Holding Re	gister for the	e 8-bit TMR6	Register <sup>(1)</sup>	1				205*

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

<sup>\*</sup> Page provides register information.

# 22.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains three Enhanced Capture/Compare/PWM modules (ECCP1, ECCP2, and ECCP3) and two standard Capture/Compare/PWM modules (CCP4 and CCP5).

The Capture and Compare functions are identical for all five CCP modules (ECCP1, ECCP2, ECCP3, CCP4, and CCP5). The only differences between CCP modules are in the Pulse-Width Modulation (PWM) function. The standard PWM function is identical in modules, CCP4 and CCP5. In CCP modules ECCP1, ECCP2, and ECCP3, the Enhanced PWM function has slight variations from one another. Full-Bridge ECCP modules have four available I/O pins while Half-Bridge ECCP modules only have two available I/O pins. See Table 22-1 for more information.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
  - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, ECCP3, CCP4 and CCP5. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

TABLE 22-1: PWM RESOURCES

Device Name	ECCP1	ECCP2	ECCP3	CCP4	CCP5
PIC16F/LF1933/36/38	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM
PIC16F/LF1934/37/39	Enhanced PWM Full-Bridge	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM

#### 22.1 Capture Mode

The Capture mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Figure 22-1 shows a simplified diagram of the Capture operation.


#### 22.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

**Note:** If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

# FIGURE 22-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 22.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 20.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

#### 22.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, Timer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 22.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. demonstrates the code to perform this function.

## EXAMPLE 22-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCPxCON	;Set Bank bits to point
		;to CCPxCON
CLRF	CCPxCON	Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCPxCON	;Load CCPxCON with this
		;value

#### 22.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

When Timer1 is clocked by Fosc/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state. Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

TABLE 22-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0> <sup>(1)</sup>	DCxB	<1:0>		CCPxM<	:3:0>	231	
CCPRxL	Capture/Compare/PWM Register x Low Byte (LSB)								210
CCPRxH	Capture/Compare/PWM Register x High Byte (MSB)								210
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	105
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	— TMR10N		201
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	202
TMR1L	Holding Reg	gister for the	Least Signif	icant Byte of	f the 16-bit TMR1	l Register			197
TMR1H	Holding Reg	gister for the	Most Signifi	cant Byte of	the 16-bit TMR1	Register			197
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TRISD <sup>(2)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	143
TRISE	_	_	-		TRISE3	TRISE2 <sup>(2)</sup>	TRISE1 <sup>(2)</sup>	TRISE0 <sup>(2)</sup>	146

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by Capture mode.

Note 1: Applies to ECCP modules only.

<sup>2:</sup> These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.

#### 22.2 Compare Mode

The Compare mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- · Generate a Special Event Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 22-2 shows a simplified diagram of the Compare operation.

# FIGURE 22-2: COMPARE MODE OPERATION BLOCK DIAGRAM



#### 22.2.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

#### 22.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 20.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, Tlmer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 22.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

#### 22.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- · Resets Timer1
- Starts an ADC conversion if ADC is enabled (CCP5 only)

The CCPx module does not assert control of the CCPx pin in this mode.

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This feature is only available on CCP5. This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
  - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

#### 22.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

TABLE 22-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0> <sup>(1)</sup>	DCxB	<1:0>		CCPxM<	:3:0>	231	
CCPRxL	Capture/Co	mpare/PWM	WM Register x Low Byte (LSB)						
CCPRxH	Capture/Compare/PWM Register x High Byte (MSB)							210	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	105
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	201
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	202
TMR1L	Holding Reg	gister for the	Least Signif	icant Byte of	the 16-bit TMR1	l Register			197
TMR1H	Holding Red	gister for the	Most Signifi	cant Byte of	the 16-bit TMR1	Register			197
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TRISD <sup>(2)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	143
TRISE	_	_	_	_	TRISE3	TRISE2 <sup>(2)</sup>	TRISE1 <sup>(2)</sup>	TRISE0 <sup>(2)</sup>	146

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by Compare mode.

Note 1: Applies to ECCP modules only.

<sup>2:</sup> These bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.

#### 22.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 22-3 shows a typical waveform of the PWM signal.

#### 22.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.


The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- · CCPRxL registers
- · CCPxCON registers


Figure 22-4 shows a simplified block diagram of PWM operation.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - **2:** Clearing the CCPxCON register will relinquish control of the CCPx pin.

#### FIGURE 22-3: CCP PWM OUTPUT SIGNAL



### FIGURE 22-4: SIMPLIFIED PWM BLOCK DIAGRAM



- Note 1: The 8-bit timer TMRx register is concatenated with the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time
  - 2: In PWM mode, CCPRxH is a read-only register.

#### 22.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PRx register with the PWM period value
- 3. Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2/4/6:
  - Select the Timer2/4/6 resource to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRSx register.
  - Clear the TMRxIF interrupt flag bit of the PIRx register. See Note below.
  - Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
  - Enable the Timer by setting the TMRxON bit of the TxCON register.
- 6. Enable PWM output pin:
  - Wait until the Timer overflows and the TMRxIF bit of the PIRx register is set. See Note below.
  - Enable the CCPx pin output driver by clearing the associated TRIS bit.

Note: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

#### 22.3.3 TIMER2/4/6 TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRSx register selects which Timer2/4/6 timer is used.

#### 22.3.4 PWM PERIOD

The PWM period is specified by the PRx register of Timer2/4/6. The PWM period can be calculated using the formula of Equation 22-1.

#### **EQUATION 22-1: PWM PERIOD**

$$PWM \ Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$$

$$(TMRx \ Prescale \ Value)$$

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- · TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timer postscaler (see Section 21.1 "Timer2/4/6 Operation") is not used in the determination of the PWM frequency.

#### 22.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 22-2 is used to calculate the PWM pulse width.

Equation 22-3 is used to calculate the PWM duty cycle ratio.

#### **EQUATION 22-2: PULSE WIDTH**

Pulse Width = (CCPRxL:CCPxCON<5:4>) •

TOSC • (TMRx Prescale Value)

#### **EQUATION 22-3: DUTY CYCLE RATIO**

Duty Cycle Ratio =  $\frac{(CCPRxL:CCPxCON<5:4>)}{4(PRx+1)}$ 

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2/4/6 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 22-4).

#### 22.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 22-4.

#### **EQUATION 22-4: PWM RESOLUTION**

Resolution = 
$$\frac{log[4(PRx+1)]}{log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

#### TABLE 22-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 22-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 22-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

#### 22.3.7 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

# 22.3.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

#### 22.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

TABLE 22-7: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0> <sup>(1)</sup>	DCxB	<1:0>		CCPxI	M<3:0>		231
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSE	L<1:0>	C1TSE	L<1:0>	232
CCPTMRS1	_	_	_	_	_	_	C5TSE	L<1:0>	233
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	105
PRx	Timer2/4/6 P	eriod Registe	er						205*
TxCON	_		TxOUTF	PS<3:0>		TMRxON	TxCKP	S<:0>1	207
TMRx	Timer2/4/6 N	lodule Regist	er						205
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TRISD <sup>(2)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	143
TRISE	_	_	_	_	TRISE3	TRISE2 <sup>(2)</sup>	TRISE1 <sup>(2)</sup>	TRISE0 <sup>(2)</sup>	146

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

2: These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.

\* Page provides register information.

#### 22.4 PWM (Enhanced Mode)

The enhanced PWM function described in this section is available for CCP modules ECCP1, ECCP2 and ECCP3, with any differences between modules noted.

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- · TxCON registers
- · CCPRxL registers
- CCPxCON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- · CCPxAS registers
- · PSTRxCON registers
- · PWMxCON registers

The enhanced PWM module can generate the following five PWM Output modes:

- · Single PWM
- · Half-Bridge PWM
- · Full-Bridge PWM, Forward Mode
- · Full-Bridge PWM, Reverse Mode
- · Single PWM with PWM Steering Mode

To select an Enhanced PWM Output mode, the PxM bits of the CCPxCON register must be configured appropriately.


The PWM outputs are multiplexed with I/O pins and are designated PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Figure 22-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 22-8 shows the pin assignments for various Enhanced PWM modes.

- **Note 1:** The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - **2:** Clearing the CCPxCON register will relinquish control of the CCPx pin.
  - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
  - **4:** To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

#### FIGURE 22-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE




Note 1: The 8-bit timer TMRx register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler to create the 10-bit time base.

**TABLE 22-8: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES** 


ECCP Mode	PxM<1:0>	CCPx/PxA	PxB	PxC	PxD
Single	00	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

Note 1: PWM Steering enables outputs in Single mode.

**FIGURE 22-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH** 



**Preliminary** © 2009 Microchip Technology Inc. DS41364D-page 219




#### 22.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 22-9). This mode can be used for Half-Bridge applications, as shown in Figure 22-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See Section 22.4.5 "Programmable Dead-Band Delay Mode" for more details of the dead-band delay operations.

Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.


FIGURE 22-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



**Note 1:** At this time, the TMRx register is equal to the PRx register.

2: Output signals are shown as active-high.

FIGURE 22-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 22.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 22-10.

In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 22-11.


In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 22-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.


FIGURE 22-10: EXAMPLE OF FULL-BRIDGE APPLICATION







#### **Reverse Mode**



Note 1: At this time, the TMRx register is equal to the PRx register.

2: Output signal is shown as active-high.

# 22.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction
- PWM modulation resumes at the beginning of the next period.

See Figure 22-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 22-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 22-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may exist.

#### FIGURE 22-12: EXAMPLE OF PWM DIRECTION CHANGE



Note 1: The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.

2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is four Timer counts.



# 22.4.3 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the CCPxAS register. A shutdown event may be generated by:

- · A logic '0' on the INT pin
- Comparator Cx
- · Setting the CCPxASE bit in firmware

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the CCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see Section 22.4.4 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [PxA/PxC] and [PxB/PxD]. The state

of each pin pair is determined by the PSSxAC and PSSxBD bits of the CCPxAS register. Each pin pair may be placed into one of three states:

- · Drive logic '1'
- · Drive logic '0'
- Tri-state (high-impedance)
  - Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.
    - **2:** Writing to the CCPxASE bit is disabled while an auto-shutdown condition persists.
    - 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.





FIGURE 22-14: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PXRSEN = 0)

#### 22.4.4 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register.

If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.

FIGURE 22-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART (PXRSEN = 1)




# 22.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE

In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.


In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 22-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 22-5) sets the delay period in terms of microcontroller instruction cycles (Tcy or 4 Tosc).

# FIGURE 22-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



- **Note 1:** At this time, the TMRx register is equal to the PRx register.
  - 2: Output signals are shown as active-high.

#### FIGURE 22-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 22.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 22-8.

**Note:** The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 22.4.3** "**Enhanced PWM Auto-shutdown mode**". An auto-shutdown event will only affect pins that have PWM outputs enabled.

# FIGURE 22-18: SIMPLIFIED STEERING BLOCK DIAGRAM



Note 1: Port outputs are configured as shown when the CCPxCON register bits PxM<1:0> = 00 and CCPxM<3:2> = 11.

2: Single PWM output requires setting at least one of the STRx bits.

#### 22.4.6.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the Px<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 22-19 and 22-20 illustrate the timing diagrams of the PWM steering depending on the STRxSYNC setting.

#### 22.4.7 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output

drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.

The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIRx register being set as the second PWM period begins.

When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).



Note:




FIGURE 22-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRxSYNC = 1)




TABLE 22-9: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0>(1)	DCxB	<1:0>		CCPxI	M<3:0>		231
CCPxAS	CCPxASE	(	CCPxAS<2:0	>	PSSxA	C<1:0>	PSSxB	D<1:0>	234
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSE	L<1:0>	C1TSE	C1TSEL<1:0>	
CCPTMRS1	_	_	_	_	_	_	C5TSE	L<1:0>	233
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	102
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	105
PRx	Timer2/4/6 P	eriod Registe	er						205*
PSTRxCON	_	_	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA	236
PWMxCON	PxRSEN				PxDC<6:0>				235
TxCON	_		TxOUTI	PS<3:0>		TMRxON	TxCKP	S<:0>1	207
TMRx	Timer2/4/6 M	lodule Regist	er						205
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	216
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	216
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	216
TRISD <sup>(2)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	216
TRISE	_	_	_	_	TRISE3	TRISE2 <sup>(2)</sup>	TRISE1 <sup>(2)</sup>	TRISE0 <sup>(2)</sup>	216

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

<sup>2:</sup> These registers/bits are not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938 devices, read as '0'.

<sup>\*</sup> Page provides register information.

#### REGISTER 22-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxM<	1:0> <sup>(1)</sup>	DCxE	3<1:0>	CCPxM<3:0>			
bit 7							bit 0

 Legend:

 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 u = Bit is unchanged
 x = Bit is unknown
 -n/n = Value at POR and BOR/Value at all other Reset

 '1' = Bit is set
 '0' = Bit is cleared

bit 7-6 PxM<1:0>: Enhanced PWM Output Configuration bits<sup>(1)</sup>

Capture mode:

Unused

Compare mode:

Unused

<u>If CCPxM<3:2> = 00, 01, 10:</u>

xx = PxA assigned as Capture/Compare input; PxB, PxC, PxD assigned as port pins

If CCPxM<3:2> = 11:

00 = Single output; PxA modulated; PxB, PxC, PxD assigned as port pins

01 = Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive

10 = Half-Bridge output; PxA, PxB modulated with dead-band control; PxC, PxD assigned as port pins

11 = Full-Bridge output reverse; PxB modulated; PxC active; PxA, PxD inactive

bit 5-4 DCxB<1:0>: PWM Duty Cycle Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets ECCPx module)

0001 = Reserved

0010 = Compare mode: toggle output on match

0011 = Reserved

0100 = Capture mode: every falling edge

0101 = Capture mode: every rising edge

0110 = Capture mode: every 4th rising edge

0111 = Capture mode: every 16th rising edge

1000 = Compare mode: initialize ECCPx pin low; set output on compare match (set CCPxIF)

1001 = Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF)

1010 = Compare mode: generate software interrupt only; ECCPx pin reverts to I/O state

1011 = Compare mode: Special Event Trigger (ECCPx resets TMR1 or TMR3, sets CCPxIF bit, ECCP2 trigger also starts A/D conversion if A/D module is enabled)<sup>(1)</sup>

#### CCP4/CCP5 only:

11xx = PWM mode

#### ECCP1/ECCP2/ECCP3 only:

1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high

1101 = PWM mode: PxA, PxC active-high; PxB, PxD active-low

1110 = PWM mode: PxA, PxC active-low; PxB, PxD active-high

1111 = PWM mode: PxA, PxC active-low; PxB, PxD active-low

Note 1: These bits are not implemented on CCP4 and CCP5.

#### REGISTER 22-2: CCPTMRS0: PWM TIMER SELECTION CONTROL REGISTER 0

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| C4TSE   | L<1:0>  | C3TSE   | L<1:0>  | C2TSE   | L<1:0>  | C1TSE   | L<1:0>  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

C4TSEL<1:0>: CCP4 Timer Selection  00 = CCP4 is based off Timer 2 in PWM Mode  01 = CCP4 is based off Timer 4 in PWM Mode  10 = CCP4 is based off Timer 6 in PWM Mode  11 = Reserved
C3TSEL<1:0>: CCP3 Timer Selection
00 = CCP3 is based off Timer 2 in PWM Mode 01 = CCP3 is based off Timer 4 in PWM Mode 10 = CCP3 is based off Timer 6 in PWM Mode 11 = Reserved
C2TSEL<1:0>: CCP2 Timer Selection
00 = CCP2 is based off Timer 2 in PWM Mode 01 = CCP2 is based off Timer 4 in PWM Mode 10 = CCP2 is based off Timer 6 in PWM Mode 11 = Reserved
C1TSEL<1:0>: CCP1 Timer Selection
00 = CCP1 is based off Timer 2 in PWM Mode $01$ = CCP1 is based off Timer 4 in PWM Mode $10$ = CCP1 is based off Timer 6 in PWM Mode $11$ = Reserved

#### REGISTER 22-3: CCPTMRS1: PWM TIMER SELECTION CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_	_	_	_	_	_	C5TSE	L<1:0>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 **Unimplemented:** Read as '0'

bit 1-0 C5TSEL<1:0>: CCP5 Timer Selection

00 = CCP5 is based off Timer 2 in PWM Mode

01 = CCP5 is based off Timer 4 in PWM Mode

10 = CCP5 is based off Timer 6 in PWM Mode

11 = Reserved

#### REGISTER 22-4: CCPxAS: CCPX AUTO-SHUTDOWN CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CCPxASE		CCPxAS<2:0>	•	PSSxA	C<1:0>	PSSxB	D<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	CCPxASE: CCPx Auto-Shutdown Event Status bit
	<ul><li>1 = A shutdown event has occurred; CCPx outputs are in shutdown state</li><li>0 = CCPx outputs are operating</li></ul>
bit 6-4	CCxPAS<2:0>: CCPx Auto-Shutdown Source Select bits
	000 = Auto-shutdown is disabled
	001 = Comparator C1 output low <sup>(1)</sup>
	010 = Comparator C2 output low <sup>(1)</sup>
	011 = Either Comparator C1 or C2 low <sup>(1)</sup>
	100 = VIL on INT pin
	101 = VIL on INT pin or Comparator C1 low <sup>(1)</sup>
	110 = VIL on INT pin or Comparator C2 low <sup>(1)</sup>
	111 = VIL on INT pin or Comparator C1 or Comparator C2 low <sup>(1)</sup>
bit 3-2	PSSxAC<1:0>: Pins PxA and PxC Shutdown State Control bits
	00 = Drive pins PxA and PxC to '0'
	01 = Drive pins PxA and PxC to '1'
	1x = Pins PxA and PxC tri-state
bit 1-0	PSSxBD<1:0>: Pins PxB and PxD Shutdown State Control bits
	00 = Drive pins PxB and PxD to '0'
	01 = Drive pins PxB and PxD to '1'
	1x = Pins PxB and PxD tri-state

Note 1: If CxSYNC is enabled, the shutdown will be delayed by Timer1.

#### REGISTER 22-5: PWMxCON: ENHANCED PWM CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxRSEN				PxDC<6:0>			
bit 7						_	bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 PxRSEN: PWM Restart Enable bit

1 = Upon auto-shutdown, the CCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon auto-shutdown, CCPxASE must be cleared in software to restart the PWM

bit 6-0 PxDC<6:0>: PWM Delay Count bits

PxDCx = Number of Fosc/4 (4 \* Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it transitions active

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

#### REGISTER 22-6: PSTRxCON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1
_	1	ı	STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7-5 Unimplemented: Read as '0' bit 4 STRxSYNC: Steering Sync bit 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary bit 3 STRxD: Steering Enable bit D 1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxD pin is assigned to port pin bit 2 STRxC: Steering Enable bit C 1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxC pin is assigned to port pin bit 1 STRxB: Steering Enable bit B 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxB pin is assigned to port pin bit 0 STRxA: Steering Enable bit A 1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxA pin is assigned to port pin

**Note 1:** The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.

#### 23.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

#### 23.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- · Master mode
- · Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 23-1 is a block diagram of the SPI interface module.

FIGURE 23-1: MSSP BLOCK DIAGRAM (SPI MODE)





The I<sup>2</sup>C interface supports the following modes and features:

- · Master mode
- · Slave mode
- · Byte NACKing (Slave mode)
- · Limited Multi-master support
- · 7-bit and 10-bit addressing
- · Start and Stop interrupts
- · Interrupt masking
- · Clock stretching
- · Bus collision detection
- · General call address matching
- · Address masking
- · Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 23-2 is a block diagram of the I<sup>2</sup>C interface module in Master mode. Figure 23-3 is a diagram of the I<sup>2</sup>C interface module in Slave mode.

FIGURE 23-2: MSSP BLOCK DIAGRAM (I<sup>2</sup>C™ MASTER MODE)





#### 23.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- · Serial Data In (SDI)
- Slave Select (SS)

Figure 23-1 shows the block diagram of the MSSP module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 23-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 23-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on it's SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on it's SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from it's shift register. The slave device reads this bit from that same line and saves it into the LSb position of it's shift register.

During each SPI clock cycle, a full duplex data transmission occurs. This means that while the master device is sending out the MSb from it's shift register (on it's SDO pin) and the slave device is reading this bit and

saving it as the LSb of it's shift register, that the slave device is also sending out the MSb from it's shift register (on it's SDO pin) and the master device is reading this bit and saving it as the LSb of it's shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data
- Master sends useful data and slave sends useful data
- Master sends dummy data and slave sends useful data

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of it's own.




FIGURE 23-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION

#### 23.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPSTAT)
- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 3 (SSPCON3)
- MSSP Data Buffer register (SSPBUF)
- MSSP Address register (SSPADD)
- MSSP Shift register (SSPSR) (Not directly accessible)

SSPCON1 and SSPSTAT are the control and STATUS registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

In one SPI master mode, SSPADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 23.7 "Baud Rate Generator"**.

SSPSR is the shift register used for shifting data in and out. SSPBUF provides indirect access to the SSPSR register. SSPBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

#### 23.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- · Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full Detect bit, BF of the SSPSTAT register, and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF of the SSPSTAT register, indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSPSTAT register indicates the various Status conditions.

FIGURE 23-5: SPI MASTER/SLAVE CONNECTION



#### 23.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 23-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set).


The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 23-6, Figure 23-8 and Figure 23-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- · Timer2 output/2
- Fosc/(4 \* (SSPADD + 1))

Figure 23-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





#### 23.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

#### 23.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 23-7 shows the block diagram of a typical Daisy-Chain connection when operating in SPI Mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPCON3 register will enable writes to the SSPBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

# 23.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 0100).


When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven.

When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \$\overline{SS}\$ pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the \$\overline{SS}\$ pin is set to VDD.
  - 2: When the SPI is used in Slave mode with CKE set; the user must enable SS pin control.
  - **3:** While operated in SPI Slave mode the SMP bit of the SSPSTAT register must remain clear.

When the SPI module resets, the bit counter  $\underline{\text{is}}$  forced to '0'. This can be done by either forcing the  $\overline{\text{SS}}$  pin to a high level or clearing the SSPEN bit.

**FIGURE 23-7: SPI DAISY-CHAIN CONNECTION** 








FIGURE 23-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 23-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



#### 23.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

TABLE 23-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	133
APFCON	_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	130
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	103
SSPBUF Synchronous Serial Port Receive Buffer/Transmit Register							241*		
SSPCON1	WCOL SSPOV SSPEN CKP SSPM<3:0>					285			
SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	287
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	284
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISB2	TRISC1	TRISC0	140

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

<sup>\*</sup> Page provides register information.

#### 23.3 I<sup>2</sup>C Mode Overview

The Inter-Integrated Circuit Bus (I²C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A Slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- · Serial Clock (SCL)
- · Serial Data (SDA)

Figure 23-11 shows the block diagram of the MSSP module when operating in  $I^2C$  Mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 23-11 shows a typical connection between two processors configured as master and slave devices.

The I<sup>2</sup>C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode (master is transmitting data to a slave)
- Master Receive mode (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

#### FIGURE 23-11: I<sup>2</sup>C MASTER/ SLAVE CONNECTION



The Acknowledge bit  $(\overline{ACK})$  is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last  $\overline{ACK}$  bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

#### 23.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of Clock Stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

#### 23.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with it's original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

#### 23.4 I<sup>2</sup>C<sup>™</sup> Mode Operation

All MSSP I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC<sup>®</sup> microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

#### 23.4.1 BYTE FORMAT

All communication in I<sup>2</sup>C is done in 9-bit segments. A byte is sent from a Master to a Slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

#### 23.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of  $I^2C$  communication that have definitions specific to  $I^2C$ . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Phillips  $I^2C$  specification.

#### 23.4.3 SDA AND SCL PINS

Selection of any I<sup>2</sup>C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

**Note:** Data is tied to output zero when an I<sup>2</sup>C mode is enabled.

#### 23.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

#### TABLE 23-2: I<sup>2</sup>C BUS TERMS

TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is outputting and expected high state.

#### 23.4.5 START CONDITION

The I<sup>2</sup>C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 23-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I<sup>2</sup>C Specification that states no bus collision can occur on a Start.

#### 23.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

**Note:** At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

#### 23.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the  $R/\overline{W}$  bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.

# 23.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

FIGURE 23-12: I<sup>2</sup>C START AND STOP CONDITIONS





FIGURE 23-13: I<sup>2</sup>C RESTART CONDITION



#### 23.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge ( $\overline{ACK}$ ) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an  $\overline{ACK}$  response if the AHEN and DHEN bits of the SSPCON3 register are clear.

There are certain conditions where an  $\overline{ACK}$  will not be sent by the slave. If the BF bit of the SSPSTAT register or the SSPOV bit of the SSPCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSPCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

#### 23.5 I<sup>2</sup>C Slave Mode Operation

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of SSPCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPIF additionally getting set upon detection of a Start, Restart, or Stop condition.

#### 23.5.1 SLAVE MODE ADDRESSES

The SSPADD register (Register 23-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 23-5) affects the address matching process. See **Section 23.5.9 "SSP Mask Register"** for more information.

#### 23.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

#### 23.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPADD. Even if there is not an address match; SSPIF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

#### 23.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF bit of the SSPSTAT register is set, or bit SSPOV bit of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 23-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPIF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See **Section 23.2.3 "SPI Master Mode"** for more detail.

#### 23.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 23-13 and Figure 23-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish  $I^2C$  communication.

- 1. Start bit detected.
- S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- The slave pulls SDA low sending an ACK to the master, and sets SSPIF bit.
- 5. Software clears the SSPIF bit.
- Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- Slave drives SDA low sending an ACK to the master, and sets SSPIF bit.
- 10. Software clears SSPIF.
- Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes idle.

# 23.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to  $\overline{ACK}$  the receive address or data byte, rather than the hardware. This functionality adds support for PMBus™ that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communcation. Figure 23-15 displays a module using both address and data holding. Figure 23-16 includes the operation with the SEN bit of the SSPCON2 register set


- S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- 2. Matching address with R/W bit clear is clocked in. SSPIF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSPIF.
- Slave can look at the ACKTIM bit of the SSPCON3 register to <u>determine</u> if the SSPIF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPIF.


Note: SSPIF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSPIF not set

- 11. SSPIF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.









#### 23.5.3 SLAVE TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an  $\overline{ACK}$  pulse is sent by the slave on the ninth bit.

Following the  $\overline{ACK}$ , slave hardware clears the CKP bit and the SCL pin is held low (see **Section 23.5.6** "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This  $\overline{ACK}$  value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the not  $\overline{ACK}$  is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.


#### 23.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCLIF bit of the PIR register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLIF bit to handle a slave bus collision.

#### 23.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 23-17 can be used as a reference to this list.

- Master sends a Start condition on SDA and SCL.
- S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPIF bit.
- Slave hardware generates an ACK and sets SSPIF.
- 5. SSPIF bit is cleared by user.
- Software reads the received address from SSPBUF, clearing BF.
- 7. R/W is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPBUF.
- CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
  - Note 1: If the master  $\overline{\mathsf{ACK}}\mathsf{s}$  the clock will be stretched.
    - 2: ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not  $\overline{ACK}$ ; the clock is not held, but SSPIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



### 23.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPIF interrupt is set.


Figure 23-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCL line the CKP bit is cleared and SSPIF interrupt is generated.
- 4. Slave software clears SSPIF.
- Slave software <u>reads ACKTIM</u> bit of SSPCON3 register, and R/W and D/A of the SSPSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the ACK value from the slave.
- Slave hardware automatically clears the CKP bit and sets SSPIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPIF.
- 12. Slave loads value to transmit to the master into SSPBUF setting the BF bit.

Note:  $\frac{\text{SSPBUF}}{\text{ACK}}$  cannot be loaded until after the

- 13. Slave sets CKP bit releasing the clock.
- 14. Master clocks out the data from the slave and sends an  $\overline{ACK}$  value on the 9th SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not  $\overline{ACK}$  the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.



# 23.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I<sup>2</sup>C Slave in 10-bit Addressing mode.

Figure 23-19 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I<sup>2</sup>C communication.

- Bus starts Idle.
- Master sends Start condition; S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled
- 3. Master sends matching high address with R/W bit clear; UA bit of the SSPSTAT register is set.
- 4. Slave sends ACK and SSPIF is set.
- 5. Software clears the SSPIF bit.
- Software reads received address from SSPBUF clearing the BF flag.
- Slave loads low address into SSPADD, releasing SCL.
- Master sends matching low address byte to the Slave; UA bit is set.

**Note:** Updates to the SSPADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPIF is set.


Note: If the low address does not match, SSPIF and UA are still set so that the slave software can set SSPADD back to the high address. BF is not set because there is no match. CKP is unaffected.


- 10. Slave clears SSPIF.
- 11. Slave reads the received matching address from SSPBUF clearing BF.
- 12. Slave loads high address into SSPADD.
- Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCL pulse; SSPIF is set.
- 14. If SEN bit of SSPCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPIF.
- 16. Slave reads the received byte from SSPBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCI
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


# 23.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 23-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 23-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







#### 23.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSPCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

#### 23.5.6.1 Normal Clock Stretching

Following an  $\overline{ACK}$  if the R/W bit of SSPSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPBUF with data to transfer to the master. If the SEN bit of SSPCON2 is set, the slave hardware will always stretch the clock after the  $\overline{ACK}$  sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPBUF was read before the 9th falling edge of SCL.
  - 2: Previous versions of the module did not stretch the clock for a transmission if SSPBUF was loaded before the 9th falling edge of SCL. It is now always cleared for read requests.

#### 23.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSPADD.

**Note:** Previous versions of the module did not stretch the clock if the second address byte did not match.

#### 23.5.6.3 Byte NACKing


When AHEN bit of SSPCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCL for a received matching address byte. When DHEN bit of SSPCON3 is set; CKP is cleared after the 8th falling edge of SCL for received data.

Stretching after the 8th falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

# 23.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I<sup>2</sup>C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I<sup>2</sup>C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 23-22).





# 23.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I<sup>2</sup>C protocol, defined as address 0x00. When the GCEN bit of the SSPCON2 register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPBUF and respond. Figure 23-23 shows a general reception call sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





#### 23.5.9 SSP MASK REGISTER

An SSP Mask (SSPMSK) register (Register 23-5) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0>
   only. The SSP mask has no effect during the
   reception of the first (high) byte of the address.

#### 23.6 I<sup>2</sup>C Master Mode

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPCON1 register and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are set as inputs and are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- · Acknowledge transmitted/received
- · Repeated Start generated
  - Note 1: The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

#### 23.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave <u>address of</u> the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See **Section 23.7 "Baud Rate Generator"** for more detail.

#### 23.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 23-25).





#### 23.6.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur). Any time the WCOL bit is set it indicates that an action on SSPBUF was attempted while the module was not idle.

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.


# 23.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSPSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPCON2 reg-

ister will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - **2:** The Philips I<sup>2</sup>C Specification states that a bus collision cannot occur on a Start.

FIGURE 23-26: FIRST START BIT TIMING




# 23.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPCON2 register is programmed high and the Master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the

SSPCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPSTAT register will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

FIGURE 23-27: REPEAT START CONDITION WAVEFORM



# 23.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 23-27).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 23.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPSTAT register is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 23.6.6.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


WCOL must be cleared by software before the next transmission.

#### 23.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPCON2 register is cleared when the slave has sent an Acknowledge  $(\overline{ACK}=0)$  and is set when the slave does not Acknowledge  $(\overline{ACK}=1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

#### 23.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- The user loads the SSPBUF with the slave address to transmit.
- Address is shifted out the SDA pin until all 8 bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 7. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- The user loads the SSPBUF with eight bits of data.
- Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



#### 23.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSPCON2 register.

**Note:** The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPCON2 register.

#### 23.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

#### 23.6.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 23.6.7.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

#### 23.6.7.4 Typical Receive Sequence:

- The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. User writes SSPBUF with the slave address to transmit and the R/W bit set.
- Address is shifted out the SDA pin until all 8 bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 8. User sets the RCEN bit of the SSPCON2 register and the Master clocks in a byte from the slave.
- After the 8th falling edge of SCL, SSPIF and BF are set.
- 10. Master clears SSPIF and reads the received byte from SSPUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the Slave and SSPIF is set.
- 13. User clears SSPIF.
- Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



### 23.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 23-29).

#### 23.6.8.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


#### 23.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 23-30).


#### 23.6.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

#### FIGURE 23-30: ACKNOWLEDGE SEQUENCE WAVEFORM



#### FIGURE 23-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



#### 23.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 23.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 23.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

#### 23.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the I<sup>2</sup>C port to its Idle state (Figure 23-31).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $\rm I^2C$  bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I<sup>2</sup>C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.





### 23.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 23-32).
- b) SCL is sampled low before SDA is asserted low (Figure 23-33).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 23-32).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 23-34). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 23-33: BUS COLLISION DURING START CONDITION (SDA ONLY)




FIGURE 23-34: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 23-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



# 23.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 23-35). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 23-36.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 23-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 23-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




# 23.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 23-37). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 23-38).

FIGURE 23-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)








TABLE 23-3: SUMMARY OF REGISTERS ASSOCIATED WITH I<sup>2</sup>C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100	
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	_	_	CCP2IE <sup>(1)</sup>	101	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103	
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	_		CCP2IF <sup>(1)</sup>	104	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140	
SSPADD				ADD<	:7:0>				288	
SSPBUF	MSSP Recei	ive Buffer/Trai	nsmit Registe	ſ					241*	
SSPCON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		285	
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	286	
SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	287	
SSPMSK	MSK<7:0>									
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	284	

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in  $I^2C^{TM}$  mode.

\* Page provides register information.

**Note 1:** PIC16F1934 only.

#### 23.7 Baud Rate Generator

The MSSP module has a Baud Rate Generator available for clock generation in both  $I^2C$  and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 23-6). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 23-39 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module


clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 23-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

#### **EQUATION 23-1:**

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 23-40: BAUD RATE GENERATOR BLOCK DIAGRAM



**Note:** Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I<sup>2</sup>C. This is an implementation limitation.

TABLE 23-4: MSSP CLOCK RATE W/BRG

Fosc	FcY	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz <sup>(1)</sup>
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz <sup>(1)</sup>
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

#### REGISTER 23-1: SSPSTAT: SSP STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0		
SMP	CKE	D/ <del>A</del>	Р	S	R/W	UA	BF		
bit 7	bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown

'1' = Bit is set '0' = Bit is cleared

bit 7 SMP: SPI Data Input Sample bit

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

In I<sup>2</sup>C Master or Slave mode:

1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)

0 = Slew rate control enabled for high speed mode (400 kHz)

bit 6 CKE: SPI Clock Edge Select bit (SPI mode only)

In SPI Master or Slave mode:

1 = Transmit occurs on transition from active to Idle clock state

0 = Transmit occurs on transition from Idle to active clock state

In I<sup>2</sup>C™ mode only:

1 = Enable input logic so that thresholds are compliant with SM bus™ specification

0 = Disable SM bus™ specific inputs

bit 5 **D/A**: Data/Address bit (I<sup>2</sup>C mode only)

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4

(I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)

0 = Stop bit was not detected last

bit 3 S: Start bit

(I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)

0 = Start bit was not detected last

**R/W**: Read/Write bit information (I<sup>2</sup>C mode only) bit 2

This bit holds the  $R/\overline{W}$  bit information following the last address match. This bit is only valid from the address match

to the next Start bit, Stop bit, or not ACK bit.

In I<sup>2</sup>C Slave mode:

1 = Read

0 = Write

In I<sup>2</sup>C Master mode:

1 = Transmit is in progress

0 = Transmit is not in progress

OR-ing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Idle mode.

**UA:** Update Address bit (10-bit I<sup>2</sup>C mode only) bit 1

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

bit 0 BF: Buffer Full Status bit

Receive (SPI and I<sup>2</sup>C modes):

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I<sup>2</sup>C mode only):

1 = Data transmit in progress (does not include the ACK and Stop bits), SSPBUF is full

0 = Data transmit complete (does not include the ACK and Stop bits), SSPBUF is empty

#### **REGISTER 23-2:** SSPCON1: SSP CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>				
bit 7 bit 0								

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets HS = Bit is set by hardware '1' = Bit is set '0' = Bit is cleared C = User cleared

bit 7 WCOL: Write Collision Detect bit

Master mode:

1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started

0 = No collision

<u>Slave mode:</u>
1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

SSPOV: Receive Overflow Indicator bit(1) bit 6

In SPI mode:

A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software).

No overflow

ln 1<sup>2</sup>C mode:

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode

No overflow

bit 5 SSPEN: Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output

In SPI mode:

1 = Enables serial port and configures SCK, SDO, SDI and SS as the source of the serial port pins<sup>(2)</sup>

Disables serial port and configures these pins as I/O port pins

Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins (3)

0 = Disables serial port and configures these pins as I/O port pins

bit 4 CKP: Clock Polarity Select bit

In SPI mode:
1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I2C Slave mode

SCL release control 1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I<sup>2</sup>C Master mode: Unused in this mode

bit 3-0 SSPM<3:0>: Synchronous Serial Port Mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCK pin,  $\overline{SS}$  pin control enabled

0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin

 $0110 = I^2C$  Slave mode, 7-bit address

 $0111 = I^2C$  Slave mode, 10-bit address

1000 =  $I^2C$  Master mode, clock = Fosc /  $(4 * (SSPADD+1))^{(4)}$ 

1001 = Reserved

1010 = SPI Master mode, clock = Fosc/(4 \* (SSPADD+1))

1011 = I<sup>2</sup>C firmware controlled Master mode (Slave idle)

1100 = Reserved

1101 = Reserved

1110 = I<sup>2</sup>C Slave mode, 7-bit address with Start and Stop bit interrupts enabled

1111 = I<sup>2</sup>C Slave mode, 10-bit address with Start and Stop bit interrupts enabled

Note 1: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

- 2: When enabled, these pins must be properly configured as input or output.
- When enabled, the SDA and SCL pins must be configured as inputs. 3:
- 4: SSPADD values of 0, 1 or 2 are not supported for I<sup>2</sup>C Mode.

#### REGISTER 23-3: SSPCON2: SSP CONTROL REGISTER 2

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7 bit 0							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HC = Cleared by hardware S = User set

bit 7 **GCEN:** General Call Enable bit (in I<sup>2</sup>C Slave mode only)

1 = Enable interrupt when a general call address (0x00 or 00h) is received in the SSPSR

0 = General call address disabled

bit 6 **ACKSTAT:** Acknowledge Status bit (in I<sup>2</sup>C mode only)

1 = Acknowledge was not received0 = Acknowledge was received

bit 5 **ACKDT:** Acknowledge Data bit (in I<sup>2</sup>C mode only)

In Receive mode:

Value transmitted when the user initiates an Acknowledge sequence at the end of a receive

1 = Not Acknowledge0 = Acknowledge

bit 4 **ACKEN:** Acknowledge Sequence Enable bit (in I<sup>2</sup>C Master mode only)

In Master Receive mode:

1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware.

0 = Acknowledge sequence idle

bit 3 **RCEN:** Receive Enable bit (in I<sup>2</sup>C Master mode only)

1 = Enables Receive mode for I<sup>2</sup>C

0 = Receive idle

bit 2 **PEN:** Stop Condition Enable bit (in I<sup>2</sup>C Master mode only)

SCKMSSP Release Control:

1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.

0 = Stop condition Idle

bit 1 **RSEN:** Repeated Start Condition Enabled bit (in I<sup>2</sup>C Master mode only)

1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.

0 = Repeated Start condition Idle

bit 0 **SEN:** Start Condition Enabled bit (in I<sup>2</sup>C Master mode only)

In Master mode:

1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.

0 = Start condition Idle

In Slave mode:

1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)

0 = Clock stretching is disabled

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

#### REGISTER 23-4: SSPCON3: SSP CONTROL REGISTER 3

R-0/0	R/W-0/0							
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 ACKTIM: Acknowledge Time Status bit (I<sup>2</sup>C mode only)<sup>(3)</sup>

1 = Indicates the  $I^2C$  bus is in an Acknowledge sequence, set on  $8^{TH}$  falling edge of SCL clock

0 = Not an Acknowledge sequence, cleared on 9<sup>TH</sup> rising edge of SCL clock

bit 6 **PCIE**: Stop Condition Interrupt Enable bit (I<sup>2</sup>C mode only)

1 = Enable interrupt on detection of Stop condition

0 = Stop detection interrupts are disabled<sup>(2)</sup>

bit 5 SCIE: Start Condition Interrupt Enable bit (I<sup>2</sup>C mode only)

1 = Enable interrupt on detection of Start or Restart conditions

0 = Start detection interrupts are disabled<sup>(2)</sup>

bit 4 **BOEN:** Buffer Overwrite Enable bit

In SPI Slave mode:(1)

1 = SSPBUF updates every time that a new data byte is shifted in ignoring the BF bit

0 = If new byte is received with BF bit of the SSPSTAT register already set, SSPOV bit of the SSPCON1 register is set, and the buffer is not updated

#### In I<sup>2</sup>C Master mode:

This bit is ignored.

### In I<sup>2</sup>C Slave mode:

- 1 = SSPBUF is updated and ACK is generated for a received address/data byte, ignoring the state of the SSPOV bit only if the BF bit = 0.
- 0 = SSPBUF is only updated when SSPOV is clear
- bit 3 **SDAHT:** SDA Hold Time Selection bit (I<sup>2</sup>C mode only)
  - 1 = Minimum of 300 ns hold time on SDA after the falling edge of SCL
  - 0 = Minimum of 100 ns hold time on SDA after the falling edge of SCL
- bit 2 SBCDE: Slave Mode Bus Collision Detect Enable bit (I<sup>2</sup>C Slave mode only)

If on the rising edge of SCL, SDA is sampled low when the module is outputting a high state, the BCLIF bit of the PIR2 register is set, and bus goes idle

- 1 = Enable slave bus collision interrupts
- 0 = Slave bus collision interrupts are disabled
- bit 1 AHEN: Address Hold Enable bit (I<sup>2</sup>C Slave mode only)
  - 1 = Following the 8th falling edge of SCL for a matching received address byte; CKP bit of the SSPCON1 register will be cleared and the SCL will be held low.
  - 0 = Address holding is disabled
- bit 0 **DHEN:** Data Hold Enable bit (I<sup>2</sup>C Slave mode only)
  - 1 = Following the 8th falling edge of SCL for a received data byte; slave hardware clears the CKP bit of the SSPCON1 register and SCL is held low.
  - 0 = Data holding is disabled
- **Note 1:** For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPBUF.
  - 2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
  - 3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

#### REGISTER 23-5: SSPMSK: SSP MASK REGISTER

	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
	MSK<7:0>									
b	bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-1 **MSK<7:1>:** Mask bits

1 = The received address bit n is compared to SSPADD<n> to detect I<sup>2</sup>C address match

0 = The received address bit n is not used to detect I<sup>2</sup>C address match

bit 0 MSK<0>: Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address

 $I^2C$  Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111):

1 = The received address bit 0 is compared to SSPADD<0> to detect  $I^2C$  address match

0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match

I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

### REGISTER 23-6: SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
ADD<7:0>									
bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

#### Master mode:

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits

SCL pin clock period = ((ADD<7:0> + 1)\*4)/Fosc

#### 10-Bit Slave mode — Most Significant Address byte:

bit 7-3 Not used: Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pat-

tern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are

compared by hardware and are not affected by the value in this register.

bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address

bit 0 **Not used:** Unused in this mode. Bit state is a "don't care".

#### 10-Bit Slave mode — Least Significant Address byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 **ADD<7:1>:** 7-bit address

bit 0 **Not used:** Unused in this mode. Bit state is a "don't care".

# 24.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- · Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 24-1 and Figure 24-2.

FIGURE 24-1: EUSART TRANSMIT BLOCK DIAGRAM



© 2009 Microchip Technology Inc. Preliminary DS41364D-page 289

SPEN CREN OERR RCIDL RX/DT pin MSb RSR Register LSb Pin Buffer and Control Data Recovery Stop (8) START Baud Rate Generator Fosc RX9 ÷ n BRG16 Multiplier x64 x16 SYNC 0 0 1 X 0 FIFO SPBRGH SPBRGL BRGH 0 0 FERR RX9D RCREG Register BRG16 Data Bus **RCIF** Interrupt RCIE

FIGURE 24-2: EUSART RECEIVE BLOCK DIAGRAM

The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- · Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 24-1, Register 24-2 and Register 24-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

#### 24.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a Vol space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 24-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

### 24.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 24-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

#### 24.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output.

Note 1: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

#### 24.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one Tcy immediately following the Stop bit transmission. The transmission of the Start bit, data bits and Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

#### 24.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

#### 24.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

#### 24.1.1.5 Transmitting 9-Bit Characters


The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 24.1.2.7 "Address Detection"** for more information on the address mode.

#### 24.1.1.6 Asynchronous Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 24.3 "EUSART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8
   Least Significant data bits are an address when the receiver is set for address detection.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- Load 8-bit data into the TXREG register. This will start the transmission.





#### FIGURE 24-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)




TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	300
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299
SPBRGL				BRG	<7:0>				301*
SPBRGH				BRG<	:15:8>				301*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TXREG	EUSART T	EUSART Transmit Data Register							
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	298

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Asynchronous Transmission.

© 2009 Microchip Technology Inc. **Preliminary** DS41364D-page 293

<sup>\*</sup> Page provides register information.

### 24.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 24-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

#### 24.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the RX/DT I/O pin as an input.

- Note 1: When the SPEN bit is set the TX/CK I/O pin is automatically configured as an output, regardless of the state of the corresponding TRIS bit and whether or not the EUSART transmitter is enabled. The PORT latch is disconnected from the output driver so it is not possible to use the TX/CK pin as a general purpose output.
  - 2: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

#### 24.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 24.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note: If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See Section 24.1.2.5 "Receive Overrun Error" for more information on overrun errors.

#### 24.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- · RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

#### 24.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

**Note:** If all receive characters in the receive FIFO have framing errors, repeated reads of the RCREG will not clear the FERR bit.

#### 24.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

#### 24.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

#### 24.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

#### 24.1.2.8 Asynchronous Reception Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 24.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit.
   The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register.
- If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

#### 24.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 24.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit.
   The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- Read the RCSTA register to get the error flags.
   The ninth data bit will always be set.
- Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

#### FIGURE 24-5: ASYNCHRONOUS RECEPTION




TABLE 24-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	300
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
RCREG	EUSART R	Receive Dat	a Register						294*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299
SPBRGL				BRG∙	<7:0>				301*
SPBRGH				BRG<	:15:8>				301*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	298

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Asynchronous Reception.

<sup>\*</sup> Page provides register information.

#### 24.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 5.2.2** "Internal Clock Sources" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 24.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

#### REGISTER 24-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 **TX9:** 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

= Selects 8-bit transmission

bit 5 **TXEN:** Transmit Enable bit<sup>(1)</sup>

1 = Transmit enabled

0 = Transmit disabled

bit 4 SYNC: EUSART Mode Select bit

1 = Synchronous mode0 = Asynchronous mode

bit 3 **SENDB:** Send Break Character bit

Asynchronous mode:

1 = Send Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

Synchronous mode:

Don't care

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode:

Unused in this mode
bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty 0 = TSR full

bit 0 **TX9D:** Ninth bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1: SREN/CREN overrides TXEN in Sync mode.

#### REGISTER 24-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER<sup>(1)</sup>

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

Legend:

bit 5

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6 **RX9:** 9-bit Receive Enable bit

1 = Selects 9-bit reception0 = Selects 8-bit reception

SREN: Single Receive Enable bit

Asynchronous mode:

Don't care

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave

Don't care

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables receiver

0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 8-bit (RX9 = 0):

Don't care

bit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 **RX9D:** Ninth bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.

#### REGISTER 24-3: BAUDCON: BAUD RATE CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 ABDOVF: Auto-Baud Detect Overflow bit

Asynchronous mode:

1 = Auto-baud timer overflowed0 = Auto-baud timer did not overflow

Synchronous mode:

Don't care

bit 6 RCIDL: Receive Idle Flag bit

<u>Asynchronous mode</u>: 1 = Receiver is Idle

0 = Start bit has been received and the receiver is receiving

Synchronous mode:

Don't care

bit 5 Unimplemented: Read as '0'

bit 4 SCKP: Synchronous Clock Polarity Select bit

Asynchronous mode:

1 = Transmit inverted data to the RB7/TX/CK pin 0 = Transmit non-inverted data to the RB7/TX/CK pin

Synchronous mode:

1 = Data is clocked on rising edge of the clock0 = Data is clocked on falling edge of the clock

bit 3 BRG16: 16-bit Baud Rate Generator bit

1 = 16-bit Baud Rate Generator is used0 = 8-bit Baud Rate Generator is used

bit 2 **Unimplemented:** Read as '0' bit 1 **WUE:** Wake-up Enable bit

Asynchronous mode:

1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WUE will automatically clear after RCIF is set.

0 = Receiver is operating normally

Synchronous mode:

Don't care

bit 0 ABDEN: Auto-Baud Detect Enable bit

Asynchronous mode:

1 = Auto-Baud Detect mode is enabled (clears when auto-baud is complete)

0 = Auto-Baud Detect mode is disabled

Synchronous mode:

Don't care

# 24.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 24-3 contains the formulas for determining the baud rate. Example 24-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 24-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

### EXAMPLE 24-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = 
$$\frac{FOSC}{64([SPBRGH:SPBRG] + 1)}$$

Solving for SPBRGH:SPBRGL:

$$X = \frac{FOSC}{\frac{Desired Baud Rate}{64}} - 1$$

$$= \frac{\frac{16000000}{9600}}{\frac{9600}{64}} - 1$$

$$= [25.042] = 25$$

$$Calculated Baud Rate = \frac{16000000}{64(25+1)}$$

$$= 9615$$

$$Error = \frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$$

$$= \frac{(9615 - 9600)}{9600} = 0.16\%$$

TABLE 24-3: BAUD RATE FORMULAS

(	Configuration Bi	ts	DDC/EUCADT Mada	Baud Rate Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	F-20//40 (- 14)1
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1	х	16-bit/Synchronous	

**Legend:** x = Don't care, n = value of SPBRGH, SPBRGL register pair

TABLE 24-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	300	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299	
SPBRGL				BRG.	<7:0>				301*	
SPBRGH		BRG<15:8>								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	298	

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for the Baud Rate Generator.

<sup>\*</sup> Page provides register information.

TABLE 24-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	= 0, BRGH	l = 0, BRC	<b>316 =</b> 0					
BAUD	Fosc	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_	_	_	_	_	_	_	_	_	_	_	_	
1200	_	_	_	1221	1.73	255	1200	0.00	239	1200	0.00	143	
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71	
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17	
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16	
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8	
57.6k	55.55k	-3.55	3	_	_	_	57.60k	0.00	7	57.60k	0.00	2	
115.2k	_	_	_		_	_	_	_	_	_	_	_	

					SYNC	C = 0, BRG	H = 0, BRO	<b>316</b> = 0				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc	= 3.686	4 MHz	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	_	_	_
9600	9615	0.16	12	_	_	_	9600	0.00	5	_	_	_
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_
57.6k	_	_	_	_	_	_	57.60k	0.00	0	_	_	_
115.2k	_	_	_	_	_	_	_	_	_	_	_	_

					SYNC	C = 0, BRGH	l = 1, BRG	<b>316</b> = 0				
BAUD	Fosc	= 32.00	0 MHz	Fosc	= 20.00	0 MHz	Fosc	= 18.43	2 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_	_	_	_	_	_	_	_	_
1200	_	_	_	_	_	_	_	_	_	_	_	_
2400	_	_	_	_	_	_	_	_	_	_	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

© 2009 Microchip Technology Inc. **Preliminary** DS41364D-page 303

TABLE 24-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	C = 0, BRGH	l = 1, BR0	<b>316 =</b> 0				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_	_	_		_	_	300	0.16	207
1200	_	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_
57.6k	55556	-3.55	8	_	_	_	57.60k	0.00	3	_	_	_
115.2k	_	_	_	_	_	_	115.2k	0.00	1	_	_	_

					SYNC	= 0, BRGH	l = 0, BRC	316 = 1				
BAUD	Fosc	= 32.00	0 MHz	Fosc	= 20.00	0 MHz	Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

					SYNC	C = 0, BRGH	I = 0, BRG	616 = 1					
BAUD	Fos	c = 8.000	) MHz	Fos	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207	
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_	
57.6k	55556	-3.55	8	_	_	_	57.60k	0.00	3	_	_	_	
115.2k	_	_	_	_	_	_	115.2k	0.00	1	_	_	_	

TABLE 24-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	'NC = 1,	BRG16 = 1			
BAUD	Fosc	= 32.00	0 MHz	Fosc	= 20.00	0 MHz	MHz Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	80.0	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1			
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	80.0	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	_	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	_	_

© 2009 Microchip Technology Inc. **Preliminary** DS41364D-page 305

#### 24.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 24-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 24-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 24-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH

and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.


- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 24.3.3 "Auto-Wake-up on Break").
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 24-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

FIGURE 24-6: AUTOMATIC BAUD RATE CALIBRATION



#### 24.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

#### 24.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 24-7), and asynchronously if the device is in Sleep mode (Figure 24-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

#### 24.3.3.1 Special Considerations

#### **Break Character**

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

#### Oscillator Start-up Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

#### **WUE Bit**


The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

#### **AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION FIGURE 24-7:**



#### **FIGURE 24-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP**



2: The EUSART remains in Idle while the WUE bit is set.

#### 24.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 24-9 for the timing of the Break character sequence.

#### 24.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.

After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### 24.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.


A Break character has been received when:

- · RCIF bit is set
- · FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 24.3.3** "Auto-Wake-up on **Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

#### FIGURE 24-9: SEND BREAK CHARACTER SEQUENCE



#### 24.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

#### 24.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPFN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 24.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

#### 24.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock.

Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

#### 24.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

# 24.4.1.4 Synchronous Master Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 24.3 "EUSART Baud Rate Generator (BRG)").
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- Disable Receive mode by clearing bits SREN and CREN.
- Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- Start transmission by loading data to the TXREG register.

FIGURE 24-10: SYNCHRONOUS TRANSMISSION




FIGURE 24-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




TABLE 24-7: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	300
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299
SPBRGL				BRG•	<7:0>				301*
SPBRGH				BRG<	:15:8>				301*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TXREG	EUSART Transmit Data Register								291*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	298

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Transmission.

Page provides register information.

#### 24.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

#### 24.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

#### 24.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is


set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

#### 24.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

# 24.4.1.9 Synchronous Master Reception Set-up:

- Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.



SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

**TABLE 24-8:** SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER **RECEPTION** 

Timing diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRGH = 0.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	300
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
RCREG	EUSART R	Receive Dat	a Register						294*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299
SPBRGL				BRG•	<7:0>				301*
SPBRGH	BRG<15:8>						301*		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	298

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note:

**Preliminary** © 2009 Microchip Technology Inc. DS41364D-page 313

Page provides register information.

#### 24.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

# 24.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see **Section 24.4.1.3** "**Synchronous Master Transmission")**, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

# 24.4.2.2 Synchronous Slave Transmission Set-up:

- Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant 8 bits to the TXREG register.

TABLE 24-9: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	300
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TXREG	EUSART T	EUSART Transmit Data Register							
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	298

**Legend:** – = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

<sup>\*</sup> Page provides register information.

# 24.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 24.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

### 24.4.2.4 Synchronous Slave Reception Set-up:

- Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREG register.
- If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

TABLE 24-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	300
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	100
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	103
RCREG	EUSART R	eceive Dat	a Register						294*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	299
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	140
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	298

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 315

<sup>\*</sup> Page provides register information.

#### 24.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

### 24.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 24.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE global interrupt enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

### 24.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 24.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.


Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.


# 25.0 CAPACITIVE SENSING MODULE

The capacitive sensing module allows for an interaction with an end user without a mechanical interface. In a typical application, the capacitive sensing module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the capacitive sensing module. The capacitive sensing module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- · Multiple Power modes
- High power range with variable voltage references (PIC16F/LF1933/1938/1939 only)
- · Multiple timer resources
- · Software control
- · Operation during Sleep

#### FIGURE 25-1: CAPACITIVE SENSING BLOCK DIAGRAM





#### 25.1 Analog MUX

The capacitive sensing module can monitor up to 16 inputs. The capacitive sensing inputs are defined as CPS<15:0>. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the CPSCH<3:0> bits of the CPSCON1 register.
- · Set the corresponding ANSEL bit.
- · Set the corresponding TRIS bit.
- · Run the software algorithm.

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

#### 25.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has three different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base.
- Maximize the count differential in the timer during a change in frequency.

#### 25.3 Voltage References

The capacitive sensing oscillator uses voltage references to provide two voltage thresholds for oscillation. The upper voltage threshold is referred to as Ref+ and the lower voltage threshold is referred to as Ref-.

The user can elect to use fixed voltage references, which are internal to the capacitive sensing oscillator, or variable voltage references, which are supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module.

Note: The variable Voltage References feature is only available on the PIC16F/LF1933/1938/1939 devices.

When the fixed voltage references are used, the Vss voltage determines the lower threshold level (Ref-) and the VDD voltage determines the upper threshold level (Ref+).

When the variable voltage references are used, the DAC voltage determines the lower threshold level (Ref-) and the FVR voltage determines the upper threshold level (Ref+). An advantage of using these reference sources is that oscillation frequency remains constant with changes in VDD.

Different oscillation frequencies can be obtained through the use of these variable voltage references. The more the upper voltage reference level is lowered and the more the lower voltage reference level is raised, the higher the capacitive sensing oscillator frequency becomes.

Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. Setting this bit selects the variable voltage references and clearing this bit selects the fixed voltage references.

Please see Section 14.0 "Fixed Voltage Reference (FVR)" and Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information on configuring the variable voltage levels.

#### 25.4 Power Modes

The capacitive sensing oscillator can operate in one of seven different power modes. The power modes are separated into two ranges; the low range and the high range.

**Note:** The high power range feature is only available on the PIC16F/LF1933/1938/1939 devices.

When the oscillator's low range is selected, the fixed internal voltage references of the capacitive sensing oscillator are being used. When the oscillator's high range is selected, the variable voltage references supplied by the FVR and DAC modules are being used. Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. See Section 25.3 "Voltage References" for more information.

Within each range there are three distinct Power modes; low, medium and high. Current consumption is dependent upon the range and mode selected. Selecting Power modes within each range is accomplished by configuring the CPSRNG <1:0> bits in the CPSCON0 register. See Table 25-1 for proper Power mode selection.

The remaining mode is a Noise Detection mode that resides within the high range. The Noise Detection mode is unique in that it disables the sinking and sourcing of current on the analog pin but leaves the rest of the oscillator circuitry active. This reduces the oscillation frequency on the analog pin to zero and also greatly reduces the current consumed by the oscillator module.

When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator output, indicating the presence of activity on the pin.

Figure 25-2 shows a more detailed drawing of the current sources and comparators associated with the oscillator.

TABLE 25-1: POWER MODE SELECTION

CPSRM <sup>(2)</sup>	Range	CPSRNG<1:0>	Mode	Nominal Current <sup>(1)</sup>
		00	Off	0.0 μΑ
0	Low <sup>(2)</sup>	01	Low	0.1 μΑ
U		10	Medium	1.2 μΑ
		11	High	18 μΑ
		00	Noise Detection	0.0 μΑ
1	High <sup>(3)</sup>	01	Low	9 μΑ
1	night,	10	Medium	30 μΑ
		11	High	100 μΑ

- Note 1: See Section 29.0 "Electrical Specifications" for more information.
  - 2: For the PIC16F/LF1934/1936/1937 devices, the Capacitive Sensing Reference Mode bit (CPSRM) of the CPSCON0 register is not available and the Capacitive Sensing Low Range is the only operable range for these devices. Different bit configurations made with the CPSRNG<1:0> bits of the CPSCON0 register make the appropriate selections within the low range only.
  - **3:** The Capacitive Sensing High Range is available on the PIC16F1933/1938/1939/PIC16LF1933/1938/1939 devices only.

#### 25.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

#### 25.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

#### 25.6.1 TIMER0

To select Timer0 as the timer resource for the capacitive sensing module:

- Set the T0XCS bit of the CPSCON0 register.
- · Clear the TMR0CS bit of the OPTION register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 19.0 "Timer0 Module"** for additional information.

#### 25.6.2 TIMER1

To select Timer1 as the timer resource for the capacitive sensing module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the capacitive sensing module. Refer to **Section 20.12 "Timer1 Gate Control Register"** for additional information.

TABLE 25-2: TIMER1 ENABLE FUNCTION

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

#### 25.7 Software Control

The software portion of the capacitive sensing module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- · Set the frequency threshold.

# 25.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

# 25.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

#### 25.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "Software Handling for Capacitive Sensing" (DS01103) for more detailed information on the software required for capacitive sensing module.

Note:

For more information on general capacitive sensing refer to Application Notes:

- AN1101, "Introduction to Capacitive Sensing" (DS01101)
- AN1102, "Layout and Physical Design Guidelines for Capacitive Sensing" (DS01102)

#### 25.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

**Note:** Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

#### REGISTER 25-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0		
CPSON	CPSRM <sup>(1)</sup>	_	_	CPSRNG<1:0>		CPSOUT	T0XCS		
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 CPSON: Capacitive Sensing Module Enable bit

1 = Capacitive sensing module is enabled

0 = Capacitive sensing module is disabled

bit 6 CPSRM: Capacitive Sensing Reference Mode bit (1)

1 = Capacitive Sensing module is in high range. DAC and FVR provide oscillator voltage references.

0 = Capacitive Sensing module is in the low range. Internal oscillator voltage references are used.

bit 5-4 **Unimplemented:** Read as '0'

bit 3-2 CPSRNG<1:0>: Capacitive Sensing Current Range

If CPSRM = 0 (low range):(1)

00 = Oscillator is off

01 = Oscillator is in Low Range. Charge/Discharge Current is nominally 0.1 μA

10 = Oscillator is in Medium Range. Charge/Discharge Current is nominally 1.2 μA

11 = Oscillator is in High Range. Charge/Discharge Current is nominally 18 μA

If CPSRM = 1 (high range):(2)

00 = Oscillator is on. Noise Detection mode. No Charge/Discharge current is supplied.

01 = Oscillator is in Low Range, Charge/Discharge Current is nominally 9 μA

10 = Oscillator is in Medium Range. Charge/Discharge Current is nominally 30 μA

11 = Oscillator is in High Range. Charge/Discharge Current is nominally 100 μA

bit 1 CPSOUT: Capacitive Sensing Oscillator Status bit

1 = Oscillator is sourcing current (Current flowing out of the pin)

0 = Oscillator is sinking current (Current flowing into the pin)

bit 0 TOXCS: Timer0 External Clock Source Select bit

If TMR0CS = 1:

The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0:

1 = Timer0 clock source is the capacitive sensing oscillator

0 = Timer0 clock source is the T0CKI pin

If TMROCS = 0:

Timer0 clock source is controlled by the core/Timer0 module and is Fosc/4

- Note 1: For the PIC16F/LF1934/1936/1937 devices, the Capacitive Sensing Reference Mode bit (CPSRM) is not available and the Capacitive Sensing Low Range is the only operable range for these devices. Different bit configurations made with the CPSRNG<1:0> bits of the CPSCON0 register make the appropriate selections within the low range only.
  - 2: The Capacitive Sensing High Range is available on the PIC16F/LF1933/1938/1939 devices only.

#### REGISTER 25-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0 <sup>(1, 2)</sup>	R/W-0/0 <sup>(1)</sup>	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_			CPSCH<4:0>		
bit 7							bit 0

 Legend:

 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 u = Bit is unchanged
 x = Bit is unknown
 -n/n = Value at POR and BOR/Value at all other Resets

 '1' = Bit is set
 '0' = Bit is cleared

bit 7-4 Unimplemented: Read as '0' bit 3-0 CPSCH<3:0>: Capacitive Sensing Channel Select bits If CPSON = 0: These bits are ignored. No channel is selected. If CPSON = 1: 0000 = channel 0, (CPS0) 0001 = channel 1, (CPS1) 0010 = channel 2, (CPS2) 0011 = channel 3, (CPS3) 0100 = channel 4, (CPS4) 0101 = channel 5, (CPS5) 0110 = channel 6, (CPS6) 0111 = channel 7, (CPS7) 1000 = channel 8, (CPS8<sup>(1)</sup>) 1001 = channel 9, (CPS9<sup>(1)</sup>) 1010 = channel 10, (CPS10<sup>(1)</sup>) 1011 = channel 11, (CPS11(1)) 1100 = channel 12, (CPS12<sup>(1)</sup>) 1101 = channel 13, (CPS13<sup>(1)</sup>) 1110 = channel 14, (CPS14<sup>(1)</sup>)

1111 = channel 15, (CPS15<sup>(1)</sup>)

- Note 1: These channels are not implemented on the PIC16F1933/1936/1938/PIC16LF1933/1936/1938.
  - 2: This bit is not implemented on PIC16F1933/1936/1938/PIC16LF1933/1936/1938, read as '0'

TABLE 25-3: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	133
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	137
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	144
CPSCON0	CPSON	CPSRM <sup>(1)</sup>	_	_	CPSRN	G<1:0>	CPSOUT	T0XCS	323
CPSCON1	_	_	_		(	CPSCH<4:0>	•		324
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	191
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	201
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	137
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	143

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the capacitive sensing module.

Note 1: For the PIC16F/LF1934/1936/1937 devices, the Capacitive Sensing Reference Mode bit (CPSRM) is not available.

NOTES:

# 26.0 LIQUID CRYSTAL DISPLAY (LCD) DRIVER MODULE

The Liquid Crystal Display (LCD) driver module generates the timing control to drive a static or multiplexed LCD panel. In the PIC16F193X/LF193X device, the module drives the panels of up to four commons and up to 24 segments. The LCD module also provides control of the LCD pixel data.

The LCD driver module supports:


- · Direct driving of LCD panel
- · Three LCD clock sources with selectable prescaler
- Up to four common pins:
  - Static (1 common)
  - 1/2 multiplex (2 commons)
  - 1/3 multiplex (3 commons)
  - 1/4 multiplex (4 commons)

- · Segment pins up to:
  - 16 (PIC16F1933/1936/1938/ PIC16LF1933/1936/1938)
  - 24 (PIC16F1934/1937/1939/ PIC16LF1934/1937/1939)
- · Static, 1/2 or 1/3 LCD Bias

Note:

COM3 and SEG15 share the same physical pin on the PIC16F1933/1936/1938/ PIC16LF1933/1936/1938, therefore SEG15 is not available when using 1/4 multiplex displays.

#### FIGURE 26-1: LCD DRIVER MODULE BLOCK DIAGRAM



- Note 1: These are not directly connected to the I/O pads, but may be tri-stated, depending on the configuration of the LCD module.
  - 2: SEG<23:0> on PIC16F1934/1937/1939, SEG<15:0> on PIC16F1933/1936/1938/ PIC16LF1933/1936/1938.
  - 3: COM3 and SEG15 share the same physical pin on the PIC16F1933/1936/1938/PIC16LF1933/1936/1938, therefore SEG15 is not available when using 1/4 multiplex displays.

#### 26.1 LCD Registers

The module contains the following registers:

- LCD Control register (LCDCON)
- LCD Phase register (LCDPS)
- LCD Reference Ladder register (LCDRL)
- · LCD Contrast Control register (LCDCST)
- LCD Reference Voltage Control register (LCDREF)
- Up to 3 LCD Segment Enable registers (LCDSEn)
- Up to 12 LCD data registers (LCDDATAn)

TABLE 26-1: LCD SEGMENT AND DATA REGISTERS

	# of LCD	Registers
Device	Segment Enable	Data
PIC16F1933/1936/1938/ PIC16LF1933/1936/1938	2	8
PIC16F1934/1937/1939/ PIC16LF1934/1937/1939	3	12

The LCDCON register (Register 26-1) controls the operation of the LCD driver module. The LCDPS register (Register 26-2) configures the LCD clock source prescaler and the type of waveform; Type-A or Type-B. The LCDSEn registers (Register 26-5) configure the functions of the port pins.

The following LCDSEn registers are available:

- LCDSE0 SE<7:0>
- LCDSE1 SE<15:8>
- LCDSE2 SE<23:16><sup>(1)</sup>

**Note 1:** PIC16F1934/1937/1939/ PIC16LF1934/1937/1939 only.

Once the module is initialized for the LCD panel, the individual bits of the LCDDATAn registers are cleared/set to represent a clear/dark pixel, respectively:

- LCDDATA0 SEG<7:0>COM0
- LCDDATA1 SEG<15:8>COM0
- LCDDATA2 SEG<23:16>COM0<sup>(1)</sup>
- LCDDATA3 SEG<7:0>COM1
- LCDDATA4 SEG<15:8>COM1
- LCDDATA5 SEG<23:16>COM1<sup>(1)</sup>
- LCDDATA6 SEG<7:0>COM2
- LCDDATA7 SEG<15:8>COM2
- LCDDATA8 SEG<23:16>COM2<sup>(1)</sup>
- LCDDATA9 SEG<7:0>COM3
- LCDDATA10 SEG<15:8>COM3
- LCDDATA11 SEG<23:16>COM3<sup>(1)</sup>

Note 1: PIC16F1934/1937/1939/ PIC16LF1934/1937/1939 only.

As an example, LCDDATAn is detailed in Register 26-6.

Once the module is configured, the LCDEN bit of the LCDCON register is used to enable or disable the LCD module. The LCD panel can also operate during Sleep by clearing the SLPEN bit of the LCDCON register.

### REGISTER 26-1: LCDCON: LIQUID CRYSTAL DISPLAY (LCD) CONTROL REGISTER

R/W-0/0	R/W-0/0	R/C-0/0	U-0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1
LCDEN	SLPEN	WERR	_	CS<	<1:0>	LMUX	<1:0>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared C = Only clearable bit

bit 7 LCDEN: LCD Driver Enable bit

1 = LCD driver module is enabled 0 = LCD driver module is disabled

bit 6 SLPEN: LCD Driver Enable in Sleep Mode bit

1 = LCD driver module is disabled in Sleep mode0 = LCD driver module is enabled in Sleep mode

bit 5 WERR: LCD Write Failed Error bit

1 = LCDDATAn register written while the WA bit of the LCDPS register = 0 (must be cleared in

software)

0 = No LCD write error

bit 4 Unimplemented: Read as '0'

bit 3-2 CS<1:0>: Clock Source Select bits

00 = Fosc/256

01 = T1OSC (Timer1)

1x = LFINTOSC (31 kHz)

bit 1-0 LMUX<1:0>: Commons Select bits

		Maximum Nui		
LMUX<1:0>	Multiplex	PIC16F1933/1936/1938/ PIC16LF1933/1936/1938	PIC16F1934/1937/1939/ PIC16LF1934/1937/1939	Bias
0.0	Static (COM0)	16	24	Static
01	1/2 (COM<1:0>)	32	48	1/2 or 1/3
10	1/3 (COM<2:0>)	48	72	1/2 or 1/3
11	1/4 (COM<3:0>)	60 <sup>(1)</sup>	96	1/3

Note 1: On these devices, COM3 and SEG15 are shared on one pin, limiting the device from driving 64 pixels.

#### **REGISTER 26-2: LCDPS: LCD PHASE REGISTER**

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1
WFT	BIASMD	LCDA	WA		LP<	3:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared C = Only clearable bit

bit 7 WFT: Waveform Type bit

1 = Type-B phase changes on each frame boundary

0 = Type-A phase changes within each common type

bit 6 BIASMD: Bias Mode Select bit

When LMUX<1:0> = 00:

0 = Static Bias mode (do not set this bit to '1')

When LMUX<1:0> = 01:

1 = 1/2 Bias mode

0 = 1/3 Bias mode

When LMUX<1:0> = 10:

1 = 1/2 Bias mode

0 = 1/3 Bias mode

When LMUX<1:0> = 11:

0 = 1/3 Bias mode (do not set this bit to '1')

bit 5 LCDA: LCD Active Status bit

1 = LCD driver module is active

0 = LCD driver module is inactive

bit 4 WA: LCD Write Allow Status bit

1 = Writing to the LCDDATAn registers is allowed

0 = Writing to the LCDDATAn registers is not allowed

bit 3-0 LP<3:0>: LCD Prescaler Selection bits

1111 = 1:16

1110 = 1:15

1101 = 1:14

1100 = 1:13

1011 = 1:12

1010 = 1:11

1001 = 1:10

1000 = 1:9

0111 = 1:8

0110 = 1:7

0101 = 1:6

0100 = 1:5

0011 = 1:4

0010 = 1:3

0001 = 1:2

0000 = 1:1

#### REGISTER 26-3: LCDREF: LCD REFERENCE VOLTAGE CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0
LCDIRE	LCDIRS	LCDIRI	_	VLCD3PE	VLCD2PE	VLCD1PE	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	C = Only clearable bit

bit 7 LCDIRE: LCD Internal Reference Enable bit 1 = Internal LCD Reference is enabled and connected to the Internal Contrast Control circuit 0 = Internal LCD Reference is disabled bit 6 LCDIRS: LCD Internal Reference Source bit If LCDIRE = 1: 0 = Internal LCD Contrast Control is powered by VDD 1 = Internal LCD Contrast Control is powered by a 3.072V output of the FVR. Internal LCD Contrast Control is unconnected. LCD bandgap buffer is disabled. bit 5 LCDIRI: LCD Internal Reference Ladder Idle Enable bit

> Allows the Internal FVR buffer to shut down when the LCD Reference Ladder is in power mode 'B' 1 = When the LCD Reference Ladder is in power mode 'B', the LCD Internal FVR buffer is disabled. 0 = The LCD Internal FVR Buffer ignores the LCD Reference Ladder Power mode.

bit 4 Unimplemented: Read as '0' VLCD3PE: VLCD3 Pin Enable bit bit 3

1 = The VLCD3 pin is connected to the internal bias voltage LCDBIAS3(1)

0 = The VLCD3 pin is not connected

bit 2 VLCD2PE: VLCD2 Pin Enable bit

1 = The VLCD2 pin is connected to the internal bias voltage LCDBIAS2(1)

0 = The VLCD2 pin is not connected

bit 1 VLCD1PE: VLCD1 Pin Enable bit

1 = The VLCD1 pin is connected to the internal bias voltage LCDBIAS1(1)

0 = The VLCD1 pin is not connected

bit 0 Unimplemented: Read as '0'

Note 1: Normal pin controls of TRISx and ANSELx are unaffected.

#### REGISTER 26-4: LCDCST: LCD CONTRAST CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_	_	ı	_CDCST<2:0>	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared C = Only clearable bit

bit 7-3 **Unimplemented:** Read as '0'

bit 2-0 LCDCST<2:0>: LCD Contrast Control bits

Selects the resistance of the LCD contrast control resistor ladder

Bit Value = Resistor ladder

000 = Minimum Resistance (Maximum contrast). Resistor ladder is shorted.

001 = Resistor ladder is at 1/7th of maximum resistance

010 = Resistor ladder is at 2/7th of maximum resistance

011 = Resistor ladder is at 3/7th of maximum resistance

100 = Resistor ladder is at 4/7th of maximum resistance

101 = Resistor ladder is at 5/7th of maximum resistance 110 = Resistor ladder is at 6/7th of maximum resistance

110 - Resistor lauder is at off the original maximum resistance

111 = Resistor ladder is at maximum resistance (Minimum contrast).

#### REGISTER 26-5: LCDSEn: LCD SEGMENT ENABLE REGISTERS

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SEn     |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **SEn:** Segment Enable bits

1 = Segment function of the pin is enabled

0 = I/O function of the pin is enabled

#### REGISTER 26-6: LCDDATAn: LCD DATA REGISTERS

| R/W-x/u   |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| SEGx-COMy |
| bit 7     |           |           |           |           |           |           | bit 0     |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **SEGx-COMy:** Pixel On bits

1 = Pixel on (dark)

0 = Pixel off (clear)

#### 26.2 LCD Clock Source Selection

The LCD module has 3 possible clock sources:

- Fosc/256
- T10SC
- LFINTOSC

The first clock source is the system clock divided by 256 (Fosc/256). This divider ratio is chosen to provide about 1 kHz output when the system clock is 8 MHz. The divider is not programmable. Instead, the LCD prescaler bits LP<3:0> of the LCDPS register are used to set the LCD frame clock rate.

The second clock source is the T1OSC. This also gives about 1 kHz when a 32.768 kHz crystal is used with the Timer1 oscillator. To use the Timer1 oscillator as a clock source, the T1OSCEN bit of the T1CON register should be set.

The third clock source is the 31 kHz LFINTOSC, which provides approximately 1 kHz output.

The second and third clock sources may be used to continue running the LCD while the processor is in Sleep.


Using bits CS<1:0> of the LCDCON register can select any of these clock sources.

#### 26.2.1 LCD PRESCALER

A 4-bit counter is available as a prescaler for the LCD clock. The prescaler is not directly readable or writable; its value is set by the LP<3:0> bits of the LCDPS register, which determine the prescaler assignment and prescale ratio

The prescale values are selectable from 1:1 through 1:16.

FIGURE 26-2: LCD CLOCK GENERATION



#### **LCD Bias Voltage Generation** 26.3

The LCD module can be configured for one of three bias types:


- Static Bias (2 voltage levels: Vss and VLCD)
- 1/2 Bias (3 voltage levels: Vss, 1/2 VLCD and
- 1/3 Bias (4 voltage levels: Vss, 1/3 VLCD, 2/3 VLCD and VLCD)

**TABLE 26-2: LCD BIAS VOLTAGES** 

	Static Bias	1/2 Bias	1/3 Bias
LCD Bias 0	Vss	Vss	Vss
LCD Bias 1	_	1/2 VDD	1/3 VDD
LCD Bias 2	_	1/2 VDD	2/3 VDD
LCD Bias 3	VLCD3	VLCD3	VLCD3

So that the user is not forced to place external components and use up to three pins for bias voltage generation, internal contrast control and an internal reference ladder are provided internally to the PIC16F193X/LF193X. Both of these features may be used in conjunction with the external VLCD<3:1> pins, to provide maximum flexibility. Refer to Figure 26-3.

LCD BIAS VOLTAGE GENERATION BLOCK DIAGRAM **FIGURE 26-3:** 



**Preliminary** © 2009 Microchip Technology Inc. DS41364D-page 335

# 26.4 LCD Bias Internal Reference Ladder

The internal reference ladder can be used to divide the LCD bias voltage two or three equally spaced voltages that will be supplied to the LCD segment pins. To create this, the reference ladder consists of three matched resistors. Refer to Figure 26-3.

#### 26.4.1 BIAS MODE INTERACTION

When in 1/2 Bias mode (BIASMD = 1), then the middle resistor of the ladder is shorted out so that only two voltages are generated. The current consumption of the ladder is higher in this mode, with the one resistor removed.

TABLE 26-3: LCD INTERNAL LADDER POWER MODES (1/3 BIAS)

Power Mode	Nominal Resistance of Entire Ladder	Nominal IDD
Low	3 Mohm	1 μΑ
Medium	300 kohm	10 μΑ
High	30 kohm	100 μΑ

#### 26.4.2 POWER MODES

The internal reference ladder may be operated in one of three power modes. This allows the user to trade off LCD contrast for power in the specific application. The larger the LCD glass, the more capacitance is present on a physical LCD segment, requiring more current to maintain the same contrast level.

Three different power modes are available, LP, MP and HP. The internal reference ladder can also be turned off for applications that wish to provide an external ladder or to minimize power consumption. Disabling the internal reference ladder results in all of the ladders being disconnected, allowing external voltages to be supplied.

Whenever the LCD module is inactive (LCDA = 0), the internal reference ladder will be turned off.


# 26.4.3 AUTOMATIC POWER MODE SWITCHING


As an LCD segment is electrically only a capacitor, current is drawn only during the interval where the voltage is switching. To minimize total device current, the LCD internal reference ladder can be operated in a different power mode for the transition portion of the duration. This is controlled by the LCDRL Register (Register 26-7).


The LCDRL register allows switching between two power modes, designated 'A' and 'B'. 'A' Power mode is active for a programmable time, beginning at the time when the LCD segments transition. 'B' Power mode is the remaining time before the segments or commons change again. The LRLAT<2:0> bits select how long, if any, that the 'A' Power mode is active. Refer to Figure 26-4.

To implement this, the 5-bit prescaler used to divide the 32 kHz clock down to the LCD controller's 1 kHz base rate is used to select the power mode.

FIGURE 26-4: LCD INTERNAL REFERENCE LADDER POWER MODE SWITCHING DIAGRAM – TYPE A







#### REGISTER 26-7: LCDRL: LCD REFERENCE LADDER CONTROL REGISTERS

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0 R/W-0/0 R/W-0/0		R/W-0/0
LRLAP<1:0>		LRLBP<1:0>		_	LRLAT<2:0>		
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 LRLAP<1:0>: LCD Reference Ladder A Time Power Control bits

During Time interval A (Refer to Figure 26-4):

00 = Internal LCD Reference Ladder is powered down and unconnected

01 = Internal LCD Reference Ladder is powered in low-power mode

10 = Internal LCD Reference Ladder is powered in medium-power mode

11 = Internal LCD Reference Ladder is powered in high-power mode

bit 5-4 LRLBP<1:0>: LCD Reference Ladder B Time Power Control bits

During Time interval B (Refer to Figure 26-4):

00 = Internal LCD Reference Ladder is powered down and unconnected

01 = Internal LCD Reference Ladder is powered in low-power mode

10 = Internal LCD Reference Ladder is powered in medium-power mode

11 = Internal LCD Reference Ladder is powered in high-power mode

bit 3 Unimplemented: Read as '0'

bit 2-0 LRLAT<2:0>: LCD Reference Ladder A Time interval control bits

Sets the number of 32 kHz clocks that the A Time interval power mode is active

For type A waveforms (WFT = 0):

000 = Internal LCD Reference Ladder is always in 'B' power mode

001 = Internal LCD Reference Ladder is in 'A' power mode for 1 clock and 'B' power mode for 15 clocks

010 = Internal LCD Reference Ladder is in 'A' power mode for 2 clocks and 'B' power mode for 14 clocks

011 = Internal LCD Reference Ladder is in 'A' power mode for 3 clocks and 'B' power mode for 13 clocks

100 = Internal LCD Reference Ladder is in 'A' power mode for 4 clocks and 'B' power mode for 12 clocks

101 = Internal LCD Reference Ladder is in 'A' power mode for 5 clocks and 'B' power mode for 11 clocks

110 = Internal LCD Reference Ladder is in 'A' power mode for 6 clocks and 'B' power mode for 10 clocks

111 = Internal LCD Reference Ladder is in 'A' power mode for 7 clocks and 'B' power mode for 9 clocks

For type B waveforms (WFT = 1):

000 = Internal LCD Reference Ladder is always in 'B' power mode.

001 = Internal LCD Reference Ladder is in 'A' power mode for 1 clock and 'B' power mode for 31 clocks

010 = Internal LCD Reference Ladder is in 'A' power mode for 2 clocks and 'B' power mode for 30 clocks

011 = Internal LCD Reference Ladder is in 'A' power mode for 3 clocks and 'B' power mode for 29 clocks

100 = Internal LCD Reference Ladder is in 'A' power mode for 4 clocks and 'B' power mode for 28 clocks

101 = Internal LCD Reference Ladder is in 'A' power mode for 5 clocks and 'B' power mode for 27 clocks

110 = Internal LCD Reference Ladder is in 'A' power mode for 6 clocks and 'B' power mode for 26 clocks

111 = Internal LCD Reference Ladder is in 'A' power mode for 7 clocks and 'B' power mode for 25 clocks


#### 26.4.4 CONTRAST CONTROL

The LCD contrast control circuit consists of a seven-tap resistor ladder, controlled by the LCDCST bits. Refer to Figure 26-7.

The contrast control circuit is used to decrease the output voltage of the signal source by a total of approximately 10%, when LCDCST = 111.

Whenever the LCD module is inactive (LCDA = 0), the contrast control ladder will be turned off (open).

FIGURE 26-7: INTERNAL REFERENCE AND CONTRAST CONTROL BLOCK DIAGRAM



#### 26.4.5 INTERNAL REFERENCE

Under firmware control, an internal reference for the LCD bias voltages can be enabled. When enabled, the source of this voltage can be either VDDIO or a voltage 3 times the main fixed voltage reference (3.072V). When no internal reference is selected, the LCD contrast control circuit is disabled and LCD bias must be provided externally.

Whenever the LCD module is inactive (LCDA = 0), the internal reference will be turned off.

When the internal reference is enabled and the Fixed Voltage Reference is selected, the LCDIRI bit can be used to minimize power consumption by tieing into the LCD reference ladder automatic power mode switching. When LCDIRI = 1 and the LCD reference ladder is in power mode 'B', the LCD internal FVR buffer is disabled.

**Note:** The LCD module automatically turns on the fixed voltage reference when needed.

#### 26.4.6 VLCD<3:1> PINS

The VLCD<3:1> pins provide the ability for an external LCD bias network to be used instead of the internal ladder. Use of the VLCD<3:1> pins does not prevent use of the internal ladder. Each VLCD pin has an independent control in the LCDREF register (Register 26-3), allowing access to any or all of the LCD Bias signals. This architecture allows for maximum flexibility in different applications

For example, the VLCD<3:1> pins may be used to add capacitors to the internal reference ladder, increasing the drive capacity.

For applications where the internal contrast control is insufficient, the firmware can choose to only enable the VLCD3 pin, allowing an external contrast control circuit to use the internal reference divider.

#### 26.5 LCD Multiplex Types

The LCD driver module can be configured into one of four multiplex types:

- Static (only COM0 is used)
- 1/2 multiplex (COM<1:0> are used)
- 1/3 multiplex (COM<2:0> are used)
- 1/4 multiplex (COM<3:0> are used)

The LMUX<1:0> bit setting of the LCDCON register decides which of the LCD common pins are used (see Table 26-4 for details).

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. If the pin is a COM drive, then the TRIS setting of that pin is overridden.

TABLE 26-4: COMMON PIN USAGE

Multiplex LMUX <1:0>		СОМЗ	COM2	COM1	
Static	00	Unused	Unused	Unused	
1/2	01	Unused	Unused	Active	
1/3	10	Unused	Active	Active	
1/4	11	Active	Active	Active	

#### 26.6 Segment Enables

The LCDSEn registers are used to select the pin function for each segment pin. The selection allows each pin to operate as either an LCD segment driver or as one of the pin's alternate functions. To configure the pin as a segment pin, the corresponding bits in the LCDSEn registers must be set to '1'.

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. Any bit set in the LCDSEn registers overrides any bit settings in the corresponding TRIS register.

**Note:** On a Power-on Reset, these pins are configured as normal I/O, not LCD pins.

#### 26.7 Pixel Control

The LCDDATAx registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Register 26-6 shows the correlation of each bit in the LCDDATAx registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

#### 26.8 LCD Frame Frequency

The rate at which the COM and SEG outputs change is called the LCD frame frequency.

TABLE 26-5: FRAME FREQUENCY FORMULAS

Multiplex	Frame Frequency =
Static	Clock source/(4 x 1 x (LP<3:0> + 1))
1/2	Clock source/(2 x 2 x (LP<3:0> + 1))
1/3	Clock source/(1 x 3 x (LP<3:0> + 1))
1/4	Clock source/(1 x 4 x (LP<3:0> + 1))

**Note:** Clock source is Fosc/256, T1OSC or LFINTOSC.

TABLE 26-6: APPROXIMATE FRAME FREQUENCY (IN Hz) USING Fosc @ 8 MHz, TIMER1 @ 32.768 kHz OR LFINTOSC

LP<3:0>	Static	1/2	1/3	1/4
2	85	85	114	85
3	64	64	85	64
4	51	51	68	51
5	43	43	57	43
6	6 37		49	37
7	7 32		43	32

TABLE 26-7: LCD SEGMENT MAPPING WORKSHEET

LCD	СОМО		COM1		COM2		COM3	
Function	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment
SEG0	LCDDATA0, 0		LCDDATA3, 0		LCDDATA6, 0		LCDDATA9, 0	
SEG1	LCDDATA0, 1		LCDDATA3, 1		LCDDATA6, 1		LCDDATA9, 1	
SEG2	LCDDATA0, 2		LCDDATA3, 2		LCDDATA6, 2		LCDDATA9, 2	
SEG3	LCDDATA0, 3		LCDDATA3, 3		LCDDATA6, 3		LCDDATA9, 3	
SEG4	LCDDATA0, 4		LCDDATA3, 4		LCDDATA6, 4		LCDDATA9, 4	
SEG5	LCDDATA0, 5		LCDDATA3, 5		LCDDATA6, 5		LCDDATA9, 5	
SEG6	LCDDATA0, 6		LCDDATA3, 6		LCDDATA6, 6		LCDDATA9, 6	
SEG7	LCDDATA0, 7		LCDDATA3, 7		LCDDATA6, 7		LCDDATA9, 7	
SEG8	LCDDATA1, 0		LCDDATA4, 0		LCDDATA7, 0		LCDDATA10, 0	
SEG9	LCDDATA1, 1		LCDDATA4, 1		LCDDATA7, 1		LCDDATA10, 1	
SEG10	LCDDATA1, 2		LCDDATA4, 2		LCDDATA7, 2		LCDDATA10, 2	
SEG11	LCDDATA1, 3		LCDDATA4, 3		LCDDATA7, 3		LCDDATA10, 3	
SEG12	LCDDATA1, 4		LCDDATA4, 4		LCDDATA7, 4		LCDDATA10, 4	
SEG13	LCDDATA1, 5		LCDDATA4, 5		LCDDATA7, 5		LCDDATA10, 5	
SEG14	LCDDATA1, 6		LCDDATA4, 6		LCDDATA7, 6		LCDDATA10, 6	
SEG15	LCDDATA1, 7		LCDDATA4, 7		LCDDATA7, 7		LCDDATA10, 7	
SEG16	LCDDATA2, 0		LCDDATA5, 0		LCDDATA8, 0		LCDDATA11, 0	
SEG17	LCDDATA2, 1		LCDDATA5, 1		LCDDATA8, 1		LCDDATA11, 1	
SEG18	LCDDATA2, 2		LCDDATA5, 2		LCDDATA8, 2		LCDDATA11, 2	
SEG19	LCDDATA2, 3		LCDDATA5, 3		LCDDATA8, 3		LCDDATA11, 3	
SEG20	LCDDATA2, 4		LCDDATA5, 4		LCDDATA8, 4		LCDDATA11, 4	
SEG21	LCDDATA2, 5		LCDDATA5, 5		LCDDATA8, 5		LCDDATA11, 5	
SEG22	LCDDATA2, 6		LCDDATA5, 6		LCDDATA8, 6		LCDDATA11, 6	
SEG23	LCDDATA2, 7		LCDDATA5, 7		LCDDATA8, 7		LCDDATA11, 7	

#### 26.9 LCD Waveform Generation

LCD waveforms are generated so that the net AC voltage across the dark pixel should be maximized and the net AC voltage across the clear pixel should be minimized. The net DC voltage across any pixel should be zero.

The COM signal represents the time slice for each common, while the SEG contains the pixel data.

The pixel signal (COM-SEG) will have no DC component and it can take only one of the two RMS values. The higher RMS value will create a dark pixel and a lower RMS value will create a clear pixel.


As the number of commons increases, the delta between the two RMS values decreases. The delta represents the maximum contrast that the display can have.


The LCDs can be driven by two types of waveform: Type-A and Type-B. In Type-A waveform, the phase changes within each common type, whereas in Type-B waveform, the phase changes on each frame boundary. Thus, Type-A waveform maintains 0 VDC over a single frame, whereas Type-B waveform takes two frames.


- Note 1: If Sleep has to be executed with LCD Sleep disabled (LCDCON<SLPEN> is '1'), then care must be taken to execute Sleep only when VDC on all the pixels is '0'.
  - 2: When the LCD clock source is Fosc/256, if Sleep is executed, irrespective of the LCDCON<SLPEN> setting, the LCD immediately goes into Sleep. Thus, take care to see that VDC on all pixels is '0' when Sleep is executed.


Figure 26-8 through Figure 26-18 provide waveforms for static, half-multiplex, 1/3-multiplex and 1/4-multiplex drives for Type-A and Type-B waveforms.


FIGURE 26-8: TYPE-A/TYPE-B WAVEFORMS IN STATIC DRIVE





























#### 26.10 LCD Interrupts

The LCD module provides an interrupt in two cases. An interrupt when the LCD controller goes from active to inactive controller. An interrupt also provides unframe boundaries for Type B waveform. The LCD timing generation provides an interrupt that defines the LCD frame timing.

# 26.10.1 LCD INTERRUPT ON MODULE SHUTDOWN

An LCD interrupt is generated when the module completes shutting down (LCDA goes from '1' to '0').

#### 26.10.2 LCD FRAME INTERRUPTS

A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 26-19. The LCD controller will begin to access data for the next frame within the interval from the interrupt to when the controller begins to access data after the interrupt (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame.


When the LCD driver is running with Type-B waveforms and the LMUX<1:0> bits are not equal to '00' (static drive), there are some additional issues that must be addressed. Since the DC voltage on the pixel takes two frames to maintain zero volts, the pixel data must not change between subsequent frames. If the pixel data were allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel. Therefore, when using Type-B waveforms, the user must synchronize the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing while in Type-B, the interrupt will only occur on complete phase intervals. If the user attempts to write when the write is disabled, the WERR bit of the LCDCON register is set and the write does not occur.

Note:

The LCD frame interrupt is not generated when the Type-A waveform is selected and when the Type-B with no multiplex (static) is selected.

FIGURE 26-19: WAVEFORMS AND INTERRUPT TIMING IN QUARTER-DUTY CYCLE DRIVE (EXAMPLE – TYPE-B, NON-STATIC)



#### 26.11 Operation During Sleep

The LCD module can operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Setting the SLPEN bit allows the LCD module to go to Sleep. Clearing the SLPEN bit allows the module to continue to operate during Sleep.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will cease all functions and go into a very low-current Consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 26-20 shows this operation.

The LCD module can be configured to operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Clearing SLPEN and correctly configuring the LCD module clock will allow the LCD module to operate during Sleep. Setting SLPEN and correctly executing the LCD module shutdown will disable the LCD module during Sleep and save power.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will immediately cease all functions, drive the outputs to Vss and go into a very low-current mode. The SLEEP instruction should only be executed after the LCD module has been disabled and the current cycle completed, thus ensuring that there are no DC voltages on the glass. To disable the LCD module, clear the LCDEN bit. The LCD module will complete the disabling process after the current frame, clear the LCDA bit and optionally cause an interrupt.

The steps required to properly enter Sleep with the LCD disabled are:

- Clear LCDEN
- Wait for LCDA = 0 either by polling or by interrupt
- Execute SLEEP

If SLPEN = 0 and SLEEP is executed while the LCD module clock source is Fosc/4, then the LCD module will halt with the pin driving the last LCD voltage pattern. Prolonged exposure to a fixed LCD voltage pattern will cause damage to the LCD glass. To prevent LCD glass damage, either perform the proper LCD module shutdown prior to Sleep, or change the LCD module clock to allow the LCD module to continue operation during Sleep.

If a SLEEP instruction is executed and SLPEN = 0 and the LCD module clock is either T1OSC or LFINTOSC, the module will continue to display the current contents of the LCDDATA registers. While in Sleep, the LCD data cannot be changed. If the LCDIE bit is set, the device will wake from Sleep on the next LCD frame boundary. The LCD module current consumption will not decrease in this mode; however, the overall device power consumption will be lower due to the shutdown of the CPU and other peripherals.

Table 26-8 shows the status of the LCD module during a Sleep while using each of the three available clock sources.

Note: When the LCDEN bit is cleared, the LCD module will be disabled at the completion of frame. At this time, the port pins will revert to digital functionality. To minimize power consumption due to floating digital inputs, the LCD pins should be driven low using the PORT and TRIS registers.

If a SLEEP instruction is executed and SLPEN = 0, the module will continue to display the current contents of the LCDDATA registers. To allow the module to continue operation while in Sleep, the clock source must be either the LFINTOSC or T1OSC external oscillator. While in Sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode; however, the overall consumption of the device will be lower due to shut down of the core and other peripheral functions.


Table 26-8 shows the status of the LCD module during Sleep while using each of the three available clock sources:

TABLE 26-8: LCD MODULE STATUS
DURING SLEEP

Clock Source	SLPEN	Operational During Sleep
T1OSC	0	Yes
11030	1	No
LFINTOSC	0	Yes
LFINTOSC	1	No
Fosc/4	0	No
FUSU/4	1	No

**Note:** The LFINTOSC or external T1OSC oscillator must be used to operate the LCD module during Sleep.

If LCD interrupts are being generated (Type-B waveform with a multiplex mode not static) and LCDIE = 1, the device will awaken from Sleep on the next frame boundary.



### 26.12 Configuring the LCD Module

The following is the sequence of steps to configure the LCD module.

- 1. Select the frame clock prescale using bits LP<3:0> of the LCDPS register.
- Configure the appropriate pins to function as segment drivers using the LCDSEn registers.
- Configure the LCD module for the following using the LCDCON register:
  - Multiplex and Bias mode, bits LMUX<1:0>
  - Timing source, bits CS<1:0>
  - Sleep mode, bit SLPEN
- 4. Write initial values to pixel data registers, LCDDATA0 through LCDDATA11 (LCDDATA23 on PIC16F1938).
- Clear LCD Interrupt Flag, LCDIF bit of the PIR2 register and if desired, enable the interrupt by setting bit LCDIE of the PIE2 register.
- 6. Configure bias voltages by setting the LCDRL, LCDREF and the associated ANSELx registers as needed.
- Enable the LCD module by setting bit LCDEN of the LCDCON register.

### 26.13 Disabling the LCD Module

To disable the LCD module, write all '0's to the LCDCON register.

#### 26.14 LCD Current Consumption

When using the LCD module the current consumption consists of the following three factors:

- · Oscillator Selection
- · LCD Bias Source
- · Capacitance of the LCD segments

The current consumption of just the LCD module can be considered negligible compared to these other factors.

#### 26.14.1 OSCILLATOR SELECTION

The current consumed by the clock source selected must be considered when using the LCD module. See **Section 29.0 "Electrical Specifications"** for oscillator current consumption information.

#### 26.14.2 LCD BIAS SOURCE

The LCD bias source, internal or external, can contribute significantly to the current consumption. Use the highest possible resistor values while maintaining contrast to minimize current.

# 26.14.3 CAPACITANCE OF THE LCD SEGMENTS

The LCD segments which can be modeled as capacitors which must be both charged and discharged every frame. The size of the LCD segment and its technology determines the segment's capacitance.

TABLE 26-9: SUMMARY OF REGISTERS ASSOCIATED WITH LCD OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	99
LCDCON	LCDEN	SLPEN	WERR	_	CS<1:0>		LMUX<1:0>		329
LCDCST	_	_	1	_	_	I	_CDCST<2:0>	>	332
LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	333
LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	333
LCDDATA2	SEG23 COM0	SEG22 COM0	SEG21 COM0	SEG20 COM0	SEG19 COM0	SEG18 COM0	SEG17 COM0	SEG16 COM0	333
LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	333
LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	333
LCDDATA5	SEG23 COM1	SEG22 COM1	SEG21 COM1	SEG20 COM1	SEG19 COM1	SEG18 COM1	SEG17 COM1	SEG16 COM1	333
LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	333
LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	333
LCDDATA8	SEG23 COM2	SEG22 COM2	SEG21 COM2	SEG20 COM2	SEG19 COM2	SEG18 COM2	SEG17 COM2	SEG16 COM2	333
LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	333
LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	333
LCDDATA11	SEG23 COM3	SEG22 COM3	SEG21 COM3	SEG20 COM3	SEG19 COM3	SEG18 COM3	SEG17 COM3	SEG16 COM3	333
LCDPS	WFT	BIASMD	LCDA	WA		LP<3:0>			330
LCDREF	LCDIRE	LCDIRS	LCDIRI	_	VLCD3PE	VLCD2PE	VLCD1PE	_	331
LCDRL	LRLAF	P<1:0>	LRLBF	P<1:0>	— LRLAT<2:0>				340
LCDSE0				SE	<7:0>				333
LCDSE1	SE<15:8>						333		
LCDSE2	SE<23:16>					333			
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	101
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	104
T1CON	TMR1CS<1:0> T1CKPS<1:0>			S<1:0>	T10SCEN	T1SYNC	_	TMR10N	201

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the LCD module.

# 27.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP<sup>TM</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>TM</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss


In Program/Verify mode the Program Memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "PIC16193X/PIC16LF193X Memory Programming Specification" (DS41360A).

# 27.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Some programmers produce VPP greater than VIHH (9.0V), an external circuit is required to limit the VPP voltage. See Figure 27-1 for example circuit.

FIGURE 27-1: VPP LIMITER EXAMPLE CIRCUIT



**Note:** The ICD 2 produces a VPP voltage greater than the maximum VPP specification of the PIC16F193X/LF193X.

# 27.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16F193X/LF193X devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the  $\overline{\text{MCLR}}$  Reset function is automatically enabled and cannot be disabled. See **Section 6.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

## 27.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP™ header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 27-2.

FIGURE 27-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit™ programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 27-3.


FIGURE 27-3: PICKIT™ STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 27-4 for more information.

FIGURE 27-4: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



NOTES:

#### 28.0 INSTRUCTION SET SUMMARY

Each PIC16 instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 28-3 lists the instructions recognized by the MPASM  $^{\text{TM}}$  assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

## 28.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 28-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

# TABLE 28-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

# FIGURE 28-1: GENERAL FORMAT FOR INSTRUCTIONS

OPCODE d	f (FILE #)
d = 0 for destination W d = 1 for destination f f = 7-bit file register addre	ess
Bit-oriented file register ope	rations
OPCODE b (BIT	1
b = 3-bit bit address f = 7-bit file register addre	ess
iteral and control operation	ns
General	_
13 8 OPCODE	7 ( k (literal)
k = 8-bit immediate value	9
ALL and GOTO instructions or	nly
13 11 10	0
OPCODE	k (literal)
k = 11-bit immediate valu	ie
OVLP instruction only	
13 7	6 0
OPCODE	k (literal)
k = 7-bit immediate value	9
IOVLB instruction only	
IOVLB instruction only 13	5 4 0
•	5 4 (literal)
13	k (literal)
OPCODE  k = 5-bit immediate value	k (literal)
OPCODE  k = 5-bit immediate value	k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only	k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13  9  8	k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13 9 8  OPCODE  k = 9-bit immediate value	k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13 9 8  OPCODE  k = 9-bit immediate value  SSR Offset instructions	k (literal) k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13 9 8  OPCODE  k = 9-bit immediate value  SSR Offset instructions	k (literal)  k (literal)  k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13 9 8  OPCODE  k = 9-bit immediate value  SSR Offset instructions  13 7 6  OPCODE n  n = appropriate FSR	k (literal)  k (literal)  k (literal)  k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13 9 8  OPCODE  k = 9-bit immediate value  SSR Offset instructions  13 7 6  OPCODE  n = appropriate FSR k = 6-bit immediate value	k (literal)  k (literal)  k (literal)  k (literal)
A property of the property of	k (literal)  k (literal)  k (literal)  k (literal)
A property of the property of	k (literal)  k (literal)  k (literal)  k (literal)  k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13	k (literal)  k (literal)  k (literal)  k (literal)  k (literal)
OPCODE  k = 5-bit immediate value  RA instruction only  13	k (literal)  k (literal)  k (literal)  k (literal)  k (literal)
A SER Increment instructions  13  OPCODE  RA instruction only  13  OPCODE  R = 9-bit immediate value  OPCODE  R = appropriate FSR R = 6-bit immediate value  OPCODE  R = appropriate FSR R = 6-bit immediate value  OPCODE  R = appropriate FSR R = 2-bit mode value	k (literal)  k (literal)  k (literal)  k (literal)  k (literal)  n   m (model)

TABLE 28-3: PIC16F193X/LF193X ENHANCED INSTRUCTION SET

Mnemonic,		Description Co.			14-Bit Opcode			Status	Neter
Oper	ands	Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff			2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff		C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	-, -,	2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED SKIP O	PERATIO	ONS					I
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	IS		I		
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	•	BIT-ORIENTED SKIP O	PERATIO	NS	•				
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL (	OPERATIO	vs							
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
	f the Progra	m Counter (PC) is modified, or a conditional test is	e true the	inetru				c The seco	nd cyclo

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

<sup>2:</sup> If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TABLE 28-3: PIC16F193X/LF193X ENHANCED INSTRUCTION SET (CONTINUED)

nonic,	Description	Cycles	14-Bit Opcode			Status	Notes	
ands	Description		MSb			LSb	Affected	Notes
	CONTROL OPERA	TIONS						<u> </u>
k	Relative Branch	2	11	001k	kkkk	kkkk		
-	Relative Branch with W	2	00	0000	0000	1011		
k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
_	Call Subroutine with W	2	00	0000	0000	1010		
k	Go to address	2	10	1kkk	kkkk	kkkk		
k	Return from interrupt	2	00	0000	0000	1001		
k	Return with literal in W	2	11	0100	kkkk	kkkk		
_	Return from Subroutine	2	00	0000	0000	1000		
	INHERENT OPERA	ATIONS						
_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
-	No Operation	1	00	0000	0000	0000		
_	Load OPTION_REG register with W	1	00	0000	0110	0010		
-	Software device Reset	1	00	0000	0000	0001		
_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
f	Load TRIS register with W	1	00	0000	0110	Offf		
	C-COMPILER OPT	IMIZED	•					
n, k	Add Literal to FSRn	1	11	0001	0nkk	kkkk		
n mm	Move INDFn to W, with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2
k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
n mm	Move W to INDFn, with pre/post inc/dec	1	00	0000	0001	1nmm		2
k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2
	k - k k k k f	Relative Branch Relative Branch with W Return from Subroutine  INHERENT OPER Relative Branch Rela	Control Operations   Cycles	No	Name	Name	Note	Name

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

<sup>2:</sup> If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

## 28.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn			
Syntax:	[ label ] ADDFSR FSRn, k			
Operands:	$-32 \le k \le 31$ $n \in [0, 1]$			
Operation:	$FSR(n) + k \rightarrow FSR(n)$			
Status Affected:	None			
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.			
	FSRn is limited to the range 0000h - FFFFh. Moving beyond these bounds will cause the FSR to wrap around.			

ANDLW	AND literal with W			
Syntax:	[ label ] ANDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .AND. (k) $\rightarrow$ (W)			
Status Affected:	Z			
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.			

ADDLW	Add literal and W			
Syntax:	[ label ] ADDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	$(W) + k \rightarrow (W)$			
Status Affected:	C, DC, Z			
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.			

ANDWF	AND W with f
Syntax:	[ label ] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f				
Syntax:	[ label ] ADDWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) + (f) $\rightarrow$ (destination)				
Status Affected:	C, DC, Z				
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

ASRF	Arithmetic Right Shift			
Syntax:	[ label ] ASRF f {,d}			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	$(f<7>)\rightarrow dest<7>$ $(f<7:1>)\rightarrow dest<6:0>,$ $(f<0>)\rightarrow C,$			
Status Affected:	C, Z			
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.			

register f

ADDWFC	ADD W and CARRY bit to f				
Syntax:	[ label ] ADDWFC f {,d}				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(W) + (f) + (C) \rightarrow dest$				
Status Affected:	C, DC, Z				
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.				

BCF	Bit Clear f
Syntax:	[ label ] BCF f,b
Operands:	$\begin{aligned} 0 &\leq f \leq 127 \\ 0 &\leq b \leq 7 \end{aligned}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed.  If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[ label ] BRA label [ label ] BRA \$+k
Operands:	-256 $\leq$ label - PC + 1 $\leq$ 255 -256 $\leq$ k $\leq$ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a two-cycle instruction. This branch has a limited range.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BTFSS f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b < 7
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed.  If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW	Relative Branch with W
Syntax:	[ label ] BRW
Operands:	None
Operation:	$(PC) + (W) \rightarrow PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a two-cycle instruction

BSF	Bit Set f
Syntax:	[ label ] BSF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[label] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<4:3>) $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$00h \rightarrow WDT$ $0 \rightarrow \underline{WDT} \text{ prescaler,}$ $1 \rightarrow \underline{TO}$ $1 \rightarrow \overline{PD}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W
Syntax:	[ label ] CALLW
Operands:	None
Operation:	(PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8>
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(\bar{f}) \to (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$00h \to (f)$ $1 \to Z$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

instruction.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$00h \to (W)$ $1 \to Z$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0	
Syntax:	[ label ] INCFSZ f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0	
Status Affected:	None	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.	

GOTO	Unconditional Branch	
Syntax:	[label] GOTO k	
Operands:	$0 \leq k \leq 2047$	
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>	
Status Affected:	None	
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.	

IORLW	Inclusive OR literal with W	
Syntax:	[label] IORLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	(W) .OR. $k \rightarrow$ (W)	
Status Affected:	Z	
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.	

INCF	Increment f	
Syntax:	[ label ] INCF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(f) + 1 $\rightarrow$ (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

IORWF	Inclusive OR W with f	
Syntax:	[ label ] IORWF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	(W) .OR. (f) $\rightarrow$ (destination)	
Status Affected:	Z	
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	

LSLF	Logical Left Shift	
Syntax:	[ label ] LSLF f {,d}	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$	
Status Affected:	C, Z	
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.	
	C ← register f ← 0	

LSRF	Logical Right Shift	
Syntax:	[ label ] LSLF f {,d}	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$0 \rightarrow \text{dest} < 7 > $ $(f < 7:1 >) \rightarrow \text{dest} < 6:0 >, $ $(f < 0 >) \rightarrow C,$	
Status Affected:	C, Z	
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.	
	0 → register f C	

MOVF	Move f	
Syntax:	[ label ] MOVF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$(f) \rightarrow (dest)$	
Status Affected:	Z	
Description:	The contents of register f is moved to a destination dependent upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.	
Words:	1	
Cycles:	1	
Example:	MOVF FSR, 0	
	After Instruction  W = value in FSR register  Z = 1	

MOVIW	Move INDFn to W
Syntax:	[ label ] MOVIW ++INDFn [ label ] MOVIWINDFn [ label ] MOVIW INDFn++ [ label ] MOVIW INDFn [ label ] MOVIW K[INDFn] [ label ] MOVIW INDFn
Operands:	$\begin{split} &n \in [0,1] \\ &mm \in [00,01,10,11]. \\ &-32 \le k \le 31 \\ &\text{If not present, } k = 0. \end{split}$
Operation:	INDFn → W Effective address is determined by • FSR + 1 (preincrement) • FSR - 1 (predecrement) • FSR + k (relative offset) After the Move, the FSR value will be either: • FSR + 1 (all increments) • FSR - 1 (all decrements) • Unchanged
Status Affected:	Z

mm	Mode	Syntax
00	Preincrement	++INDFn
01	Predecrement	INDFn
10	Postincrement	INDFn++
11	Postdecrement	INDFn

Description:	This instruction is used to move data
	between W and one of the indirect
	registers (INDFn). Before/after this
	move, the pointer (FSRn) is updated by
	pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address

specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

Syntax: [ label ] MOVLB k

 $\label{eq:continuous} \begin{array}{ll} \text{Operands:} & 0 \leq k \leq 15 \\ \\ \text{Operation:} & k \rightarrow BSR \\ \\ \text{Status Affected:} & \text{None} \end{array}$ 

Description: The five-bit literal 'k' is loaded into the

Bank Select Register (BSR).

MOVLP	Move literal	to PCLATH

Syntax: [label] MOVLP k

Operands:  $0 \le k \le 127$ Operation:  $k \to PCLATH$ Status Affected: None

Description: The seven-bit literal 'k' is loaded into the PCLATH register.

. o\_ .....og.o.o...

## MOVLW Move literal to W

Syntax: [ label ] MOVLW k

Operands:  $0 \le k \le 255$ Operation:  $k \to (W)$ 

None

Description: The eight-bit literal 'k' is loaded into W

register. The "don't cares" will assem-

ble as '0's.

Words: 1
Cycles: 1

Status Affected:

Example: MOVLW 0x5A

After Instruction

W = 0x5A

## MOVWF Move W to f

Syntax: [label] MOVWF f Operands:  $0 \le f \le 127$ 

Operation:  $(W) \rightarrow (f)$ Status Affected: None

Description: Move data from W register to register

'f'.

Words: 1
Cycles: 1

Example: MOVWF OPTION

Before Instruction

 $\begin{array}{ccc} OPTION & = & 0xFF \\ W & = & 0x4F \end{array}$ 

After Instruction

OPTION = 0x4FW = 0x4F

MOVWI	Move W to INDFn
Syntax:	[ label ] MOVWI ++INDFn [ label ] MOVWIINDFn [ label ] MOVWI INDFn++ [ label ] MOVWI INDFn [ label ] MOVWI k[INDFn] [ label ] MOVWI INDFn
Operands:	$\begin{split} n &\in [0,1] \\ mm &\in [00,01,10,11]. \\ -32 &\leq k \leq 31 \\ \text{If not present, } k = 0. \end{split}$
Operation:	<ul> <li>W → INDFn</li> <li>Effective address is determined by</li> <li>FSR + 1 (preincrement)</li> <li>FSR - 1 (predecrement)</li> <li>FSR + k (relative offset)</li> <li>After the Move, the FSR value will be either:</li> <li>FSR + 1 (all increments)</li> <li>FSR - 1 (all decrements)</li> <li>Unchanged</li> </ul>
Status Affected:	None

mm	Mode	Syntax
00	Preincrement	++INDFn
01	Predecrement	INDFn
10	Postincrement	INDFn++
11	Postdecrement	INDFn

Descri	ntınn:
DESCII	DUOII.

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[ label ] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION\_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.

RESET	Software Reset
Syntax:	[ label ] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

RETFIE	Return from Interrupt
Syntax:	[ label ] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC,$ $1 \rightarrow GIE$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

Syntax: [ label ] RETURN  Operands: None  Operation: TOS → PC  Status Affected: None  Description: Return from subroutine. The stack is POPed and the top of the stack (TOS is loaded into the program counter. This is a two-cycle instruction.
Operation: TOS → PC  Status Affected: None  Description: Return from subroutine. The stack is POPed and the top of the stack (TOS is loaded into the program counter.
Status Affected: None  Description: Return from subroutine. The stack is POPed and the top of the stack (TOS is loaded into the program counter.
Description: Return from subroutine. The stack is POPed and the top of the stack (TOS is loaded into the program counter.
POPed and the top of the stack (TOS is loaded into the program counter.

RETLW	Return with literal in W
Syntax:	[label] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC
Status Affected:	None
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	CALL TABLE;W contains table ;offset value .;W now has table value
TABLE	. ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW kn ; End of table
	Before Instruction $W = 0x07$
	After Instruction

W = value of k8

RLF	Rotate Left f through Carry									
Syntax:	[ label ] RLF f,d									
Operands:	$0 \le f \le 127$ $d \in [0,1]$									
Operation:	See description below									
Status Affected:	С									
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.									
Words:	1									
Cycles:	1									
Example:	RLF REG1,0									
	Before Instruction									
	REG1 = 1110 0110									
	C = 0									
	After Instruction									
	REG1 = 1110 0110									
	W = 1100 1100 C = 1									
	Ç - 1									

**Subtract W from literal** 

#### RRF Rotate Right f through Carry

Syntax: [ label ] RRF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 


Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated

one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is

placed back in register 'f'.



# Syntax: [label] SUBLW k Operands: $0 \le k \le 255$ Operation: $k - (W) \rightarrow (W)$ Status Affected: C, DC, Z

Description: The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W

register.

C = 0	W > k
C = 1	$W \leq k $
DC = 0	W<3:0> > k<3:0>
DC = 1	W<3:0> \le k<3:0>

#### SLEEP Enter Sleep mode

Syntax: [label] SLEEP

Operands: None

Operation:  $00h \rightarrow WDT$ ,

 $0 \rightarrow \underline{\text{WD}}\text{T}$  prescaler,

 $\begin{array}{c}
1 \to \overline{\mathsf{TO}}, \\
0 \to \overline{\mathsf{PD}}
\end{array}$ 

Status Affected: TO, PD

Description: The power-down Status bit, PD is

cleared. Time-out Status bit,  $\overline{\text{TO}}$  is set. Watchdog Timer and its pres-

caler are cleared.

The processor is put into Sleep mode

with the oscillator stopped.

#### SUBWF Subtract W from f

Syntax: [label] SUBWF f,d

Operands:  $0 \le f \le 127$ 

**SUBLW** 

 $d\in \llbracket 0,1 \rrbracket$ 

Operation: (f) - (W)  $\rightarrow$  (destination)

Status Affected: C, DC, Z

Description: Subtract (2's complement method) W

register from register 'f'. If 'd' is '0', the

result is stored in the W

register. If 'd' is '1', the result is stored

back in register 'f.

C = 0	W > f
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	W<3:0> \le f<3:0>

#### SUBWFB Subtract W from f with Borrow

Syntax: SUBWFB f {,d}

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation:  $(f) - (W) - (\overline{B}) \rightarrow dest$ 

Status Affected: C, DC, Z

Description: Subtract W and the BORROW flag

(CARRY) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is

stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[ label ] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W							
Syntax:	[ label ] XORLW k							
Operands:	$0 \leq k \leq 255$							
Operation:	(W) .XOR. $k \rightarrow (W)$							
Status Affected:	Z							
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.							

TRIS	Load TRIS Register with W					
Syntax:	[ label ] TRIS f					
Operands:	$5 \leq f \leq 7$					
Operation:	$(W) \rightarrow TRIS register 'f'$					
Status Affected:	None					
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.					

XORWF	Exclusive OR W with f								
Syntax:	[ label ] XORWF f,d								
Operands:	$0 \le f \le 127$ $d \in [0,1]$								
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)								
Status Affected:	Z								
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.								

## 29.0 ELECTRICAL SPECIFICATIONS (PIC16F/LF1933)

# Absolute Maximum Ratings(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC16F1933	0.3V to +6.5V
Voltage on VCAP pin with respect to Vss, PIC16F1933	0.3V to +4.0V
Voltage on VDD with respect to Vss, PIC16LF1933	0.3V to +4.0V
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of Vss pin, $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	255 mA
Maximum current out of Vss pin, $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended	105 mA
Maximum current into VDD pin, -40°C ≤ TA ≤ +85°C for industrial	170 mA
Maximum current into VDD pin, $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended	70 mA
Clamp current, Ik (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA

**Note 1:** Power dissipation is calculated as follows: PDIS = VDD x {IDD  $-\Sigma$  IOH} +  $\Sigma$  {(VDD - VOH) x IOH} +  $\Sigma$ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

FIGURE 29-1: PIC16F/LF1933 VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤+125°C






FIGURE 29-2: PIC16F/LF1933 VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤+125°C





## 29.1 DC Characteristics: PIC16F/LF1933-I/E (Industrial, Extended)

PIC16LF	1933		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended						
PIC16F1933				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001	VDD	Supply Voltage							
		PIC16LF1933	1.8 2.3	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>NOTE 2</b> )		
D001		PIC16F1933	1.8 2.3	_ _	5.5 5.5	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>NOTE 2</b> )		
D002*	VDR	RAM Data Retention Voltage <sup>(1)</sup>							
		PIC16LF1933	1.5	_	_	V	Device in Sleep mode		
D002*		PIC16F1933	1.7	_	_	V	Device in Sleep mode		
	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V			
	VPORR*	Power-on Reset Rearm Voltage							
		PIC16LF1933	_	0.8	_	V	Device in Sleep mode		
		PIC16F1933	-	1.7	_	V	Device in Sleep mode		
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-6 -7 -7 -8 -7	_ _ _ _	4 4 6 6 4 4	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C		
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy	-7 -8 -8 -9 -8	_ _ _ _	5 5 7 7 4 4	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C		
D003B	VLCDFVR	Fixed Voltage Reference Voltage for LCD Bias, Initial Accuracy	-9 -9.5	_	9 9	%	$3.072V$ , VDD $\geq 3.6V$ , 85°C $3.072V$ , VDD $\geq 3.6V$ , 125°C		
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference	_	-130	_	ppm/°C			
D003D*	ΔVFVR/ ΔVIN	Line Regulation, Fixed Voltage Reference	_	0.270	_	%/V			
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See Section 6.1 "Power-on Reset (POR)" for details.		


<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

<sup>2:</sup> PLL required for 32 MHz operation.





TPOR 1 μs typical.

TvLow 2.7 μs typical.

## 29.2 DC Characteristics: PIC16F/LF1933-I/E (Industrial, Extended)

PIC16LF1933			Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
PIC16F1933			Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
Param	Device	Min.	Typ†	Max.	Units		Conditions			
No.	Characteristics	141111.	iypi	wax.	Onits	VDD	Note			
Supply Current (IDD) <sup>(1, 2)</sup>										
D009	LDO Regulator		350	_	μА	_	HS, EC OR INTOSC/INTOSCIO (8-16 MHz) Clock modes with all VCAP pins disabled			
		_	50	_	μΑ	_	All VCAP pins disabled			
		_	30	_	μΑ	_	VCAP enabled on RA0, RA5 or RA6			
		_	5	_	μА	_	LP Clock mode and Sleep (requires FVR and BOR to be disabled)			
D010		_	8	14	μΑ	1.8	Fosc = 32 kHz			
		_	12	18	μА	3.0	LP Oscillator mode (Note 4), -40°C $\leq$ TA $\leq$ +85°C			
D010		_	23	38	μΑ	1.8	Fosc = 32 kHz			
		_	28	43	μΑ	3.0	LP Oscillator mode (Note 4, 5), -40°C ≤ TA ≤ +85°C			
		_	33	48	μΑ	5.0	-40 C \( \text{IA} \(			
D010A		_	10	18	μΑ	1.8	Fosc = 32 kHz			
		_	15	20	μА	3.0	LP Oscillator mode (Note 4) $-40^{\circ}$ C $\leq$ TA $\leq$ +125 $^{\circ}$ C			
D010A		_	24	42	μΑ	1.8	Fosc = 32 kHz			
			30	44	μΑ	3.0	LP Oscillator mode (Note 4, 5) -40°C ≤ TA ≤ +125°C			
		_	35	50	μΑ	5.0				
D011		_	125	175	μΑ	1.8	Fosc = 1 MHz  XT Oscillator mode			
5044		_	200	300	μΑ	3.0				
D011			135	200	μΑ	1.8	FOSC = 1 MHz  XT Oscillator mode (Note 5)			
		_	210 350	450 650	μ <b>A</b>	3.0 5.0				
D012			300	400	μA μA	1.8	Fosc = 4 MHz			
5012			550	700	μА	3.0	XT Oscillator mode			
D012		_	320	550	μΑ	1.8	Fosc = 4 MHz			
20.2		_	570	800	μΑ	3.0	XT Oscillator mode (Note 5)			
		_	700	960	μА	5.0				

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.
  - 4: FVR and BOR are disabled.
  - 5: 0.1 μF capacitor on VCAP (RA0).
  - **6:** 8 MHz crystal oscillator with 4x PLL enabled.

## 29.2 DC Characteristics: PIC16F/LF1933-I/E (Industrial, Extended) (Continued)

PIC16LF1933			Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
PIC16F19	933	Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended						
Param	Device	Min.	Typ†	ot Max. Units			Conditions	
No.	Characteristics		1,761	Wax.	Onno	VDD	Note	
	Supply Current (IDD) <sup>(1,</sup>	2)						
D013		_	140	_	μΑ	1.8	Fosc = 500 kHz	
		_	317	_	μΑ	3.0	EC Oscillator Low-Power mode	
D013			156	_	μΑ	1.8	Fosc = 500 kHz	
		_	336	_	μΑ	3.0	EC Oscillator Low-Power mode (Note 5)	
		_	384	_	μΑ	5.0		
D014		_	225	375	μΑ	1.8	Fosc = 4 MHz	
		_	475	650	μΑ	3.0	EC Oscillator mode Medium Power mode	
D014		_	250	425	μΑ	1.8	Fosc = 4 MHz	
			500	725	μΑ	3.0	EC Oscillator mode (Note 5)  Medium Power mode	
			600	825	μΑ	5.0	Medium Power mode	
D015		_	3.4	_	mA	3.0	Fosc = 32 MHz	
		_	4.1	_	mA	3.6	EC Oscillator High-Power mode	
D015		_	3.6	_	mA	3.0	Fosc = 32 MHz	
			3.9	_	mA	5.0	EC Oscillator High-Power mode (Note 5)	
D016		_	7	10	μΑ	1.8	Fosc = 32 kHz	
		_	10	13	μΑ	3.0	LFINTOSC mode, 85°C	
D016		_	21	35	μΑ	1.8	Fosc = 32 kHz	
		_	27	40	μΑ	3.0	LFINTOSC mode, 85°C (Note 5)	
		_	28	45	μΑ	5.0		
D016A		_	8	13	μΑ	1.8	Fosc = 32 kHz	
		_	11	16	μΑ	3.0	LFINTOSC mode, 125°C	

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in  $k\Omega$ .
  - 4: FVR and BOR are disabled.
  - 5: 0.1 μF capacitor on VCAP (RA0).
  - 6: 8 MHz crystal oscillator with 4x PLL enabled.

## 29.2 DC Characteristics: PIC16F/LF1933-I/E (Industrial, Extended) (Continued)

PIC16LF1933			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
PIC16F1933				d Operation of temperations	ture -	40°C ≤ TA	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended	
Param	Device	Min.	Typ†	Max.	Units		Conditions	
No.	Characteristics					VDD	Note	
D017	Supply Current (IDD) <sup>(1,</sup>	2)						
D017		_	130	175	μΑ	1.8	Fosc = 500 kHz	
		_	190	250	μΑ	3.0	MFINTOSC mode	
D017		_	150	250	μΑ	1.8	Fosc = 500 kHz	
		_	210	345	μΑ	3.0	MFINTOSC mode (Note 5)	
		_	270	425	μΑ	5.0		
D018		_	800	1100	μΑ	1.8	Fosc = 8 MHz	
		_	1300	1700	μΑ	3.0	HFINTOSC mode	
D018		_	0.85	1.2	mA	1.8	Fosc = 8 MHz	
		_	1.4	1.9	mA	3.0	HFINTOSC mode (Note 5)	
		_	1.6	2.2	mA	5.0		
D019		_	1.25	1.75	mA	1.8	Fosc = 16 MHz	
		_	2.0	2.5	mA	3.0	HFINTOSC mode	
D019		_	1.4	2.0	mA	1.8	Fosc = 16 MHz	
		_	2.2	2.8	mA	3.0	HFINTOSC mode (Note 5)	
		_	2.4	3.0	mA	5.0		
D020		_	300	450	μΑ	1.8	Fosc = 4 MHz	
		_	500	700	μΑ	3.0	EXTRC mode (Note 3, Note 5)	
D020		_	350	600	μΑ	1.8	Fosc = 4 MHz	
		_	550	900	μА	3.0	EXTRC mode (Note 3, Note 5)	
		_	620	1000	μΑ	5.0		
D021		_	3.4	_	mA	3.0	Fosc = 32 MHz	
		_	4.2	_	mA	3.6	HS Oscillator mode (Note 6)	
D021		_	3.6	_	mA	3.0	Fosc = 32 MHz	
		_	3.9	_	mA	5.0	HS Oscillator mode (Note 5, Note 6)	

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.
  - 4: FVR and BOR are disabled.
  - 5: 0.1  $\mu$ F capacitor on VCAP (RA0).
  - 6: 8 MHz crystal oscillator with 4x PLL enabled.

## 29.3 DC Characteristics: PIC16F/LF1933-I/E (Power-Down)

PIC16LF1933				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
PIC16F1933				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
Param	Device Characteristics	Min.	Typ†	Max.	Max.	Units		Conditions	
No.			711	+85°C	+125°C		VDD	Note	
	Power-down Base Current	(IPD) <sup>(2)</sup>							
D023		_	0.06	1	_	μΑ	1.8	WDT, BOR, FVR, and T1OSC	
		_	0.08	2	_	μА	3.0	disabled, all Peripherals Inactive	
D023		_	15	35	_	μΑ	1.8	WDT, BOR, FVR, and T1OSC	
		_	18	40	_	μΑ	3.0	disabled, all Peripherals Inactive	
		_	19	45	_	μΑ	5.0		
D024		_	0.5	6	_	μΑ	1.8	LPWDT Current (Note 1)	
		_	0.8	7	_	μΑ	3.0		
D024		_	16	35	_	μΑ	1.8	LPWDT Current (Note 1)	
		_	19	40	_	μА	3.0		
		_	20	45	_	μΑ	5.0		
D025		_	8.5	23	_	μΑ	1.8	FVR current	
		_	8.5	26	_	μА	3.0		
D025		_	32	50	_	μА	1.8	FVR current (Note 4)	
		_	39	72	_	μА	3.0		
		_	70	120	_	μА	5.0		
D026		_	7.5	TBD	_	μА	3.0	BOR Current (Note 1)	
D026		_	34	57	_	μΑ	3.0	BOR Current (Note 1, Note 4)	
		_	67	100	_	μА	5.0		
D027		_	0.6	5	_	μА	1.8	T1OSC Current (Note 1)	
		_	1.8	6	_	μΑ	3.0	]	
D027		_	16	35	_	μА	1.8	T1OSC Current (Note 1)	
		_	21	40	_	μА	3.0		
		_	25	45	_	μΑ	5.0		

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Legend:** TBD = To Be Determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
  - 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
  - 3: A/D oscillator source is FRC.
  - 4: 0.1  $\mu\text{F}$  capacitor on VCAP (RA0).

## 29.3 DC Characteristics: PIC16F/LF1933-I/E (Power-Down) (Continued)

PIC16LF1933				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
PIC16F1933				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param	Device Characteristics	Min.	_ Max. Max	Units		Conditions				
No.	Device Characteristics	IVIIII.	Тур†	+85°C	+125°C	Ullits	VDD	Note		
	Power-down Base Current	(IPD) <sup>(2)</sup>								
D028		_	0.1	5	_	μА	1.8	A/D Current (Note 1, Note 3), no		
			0.1	6	_	μΑ	3.0	conversion in progress		
D028		_	16	35	_	μА	1.8	A/D Current (Note 1, Note 3), no		
		_	21	40	_	μΑ	3.0	conversion in progress		
		_	25	50	_	μΑ	5.0			
D029			250	_	_	μΑ	1.8	A/D Current (Note 1, Note 3),		
		_	250	_	_	μΑ	3.0	conversion in progress		
D029		_	280	_	_	μΑ	1.8	A/D Current (Note 1, Note 3,		
		_	280	_	_	μΑ	3.0	Note 4), conversion in progress		
		_	280	_	_	μΑ	5.0			
D030		_	3.5	7	_	μΑ	1.8	Cap Sense, Low Power mode		
		_	7	9	_	μΑ	3.0			
D030		_	17	38	_	μΑ	1.8	Cap Sense, Low Power mode		
		_	21	50	_	μΑ	3.0			
		_	22	70	_	μΑ	5.0			
D031		_	1	_	_	μΑ	3.6	LCD Bias Ladder, Low-power		
		_	10	_	_	μΑ	3.6	LCD Bias Ladder, Medium-power		
		-	100	_	_	μΑ	3.6	LCD Bias Ladder, High-power		
D031		_	1			μА	5.0	LCD Bias Ladder, Low-power		
		_	10	_	_	μА	5.0	LCD Bias Ladder, Medium-power		
		_	100	_	_	μА	5.0	LCD Bias Ladder, High-power		

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Legend:** TBD = To Be Determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
  - 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
  - 3: A/D oscillator source is FRC.
  - 4:  $0.1 \mu F$  capacitor on VCAP (RA0).

## 29.4 DC Characteristics: PIC16F/LF1933-I/E

	DC C	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
	VIL	Input Low Voltage								
		I/O PORT:								
D032		with TTL buffer	_	_	0.8	V	$4.5V \le VDD \le 5.5V$			
D032A			_	_	0.15 VDD	V	$1.8V \le VDD \le 4.5V$			
D033		with Schmitt Trigger buffer	_	_	0.2 VDD	V	$2.0V \le VDD \le 5.5V$			
		with I <sup>2</sup> C™ levels	_	_	0.3 VDD	V				
		with SMBus levels	_	_	0.8	V	$2.7V \le VDD \le 5.5V$			
D034		MCLR, OSC1 (RC mode) <sup>(1)</sup>	_	_	0.2 VDD	V				
D034A		OSC1 (HS mode)	_	_	0.3 VDD	V				
	VIH	Input High Voltage								
		I/O ports:								
D040		with TTL buffer	2.0	_	_	V	$4.5V \leq VDD \leq 5.5V$			
D040A			0.25 VDD+ 0.8	_	_	V	$1.8V \le V DD \le 4.5V$			
D041		with Schmitt Trigger buffer	0.8 VDD	_	_	V	$2.0V \le VDD \le 5.5V$			
		with I <sup>2</sup> C™ levels	0.7 VDD	_	_	V				
		with SMBus levels	2.1		_	V	$2.7V \le VDD \le 5.5V$			
D042		MCLR	0.8 VDD	_	_	V				
D043A		OSC1 (HS mode)	0.7 VDD	_	_	V				
D043B		OSC1 (RC mode)	0.9 VDD		_	V	(Note 1)			
	lıL	Input Leakage Current <sup>(2)</sup>								
D060		I/O ports	_	± 5	± 125	nA	Vss ≤ VPIN ≤ VDD, Pin at high- impedance @ 85°C			
		(2)		± 5	± 1000	nA	125°C			
D061		MCLR <sup>(3)</sup>	_	± 50	± 200	nA	VSS ≤ VPIN ≤ VDD @ 85°C			
	IPUR	Weak Pull-up Current				T				
D070*			25	100	200		VDD = 3.3V, VPIN = VSS			
	14-	(4)	25	140	300	μА	VDD = 5.0V, VPIN = VSS			
Dooc	Vol	Output Low Voltage <sup>(4)</sup>			1	1	Lieu Our A. Mary 1514			
D080		I/O ports	_	_	0.6	٧	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V			
	Vон	Output High Voltage <sup>(4)</sup>	1			ı	ı			
D090		I/O ports	VDD - 0.7	_	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V			

<sup>\*</sup> These parameters are characterized but not tested.

4: Including OSC2 in CLKOUT mode.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

<sup>2:</sup> Negative current is defined <u>as current</u> sourced by the pin.

<sup>3:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

## 29.4 DC Characteristics: PIC16F/LF1933-I/E (Continued)

	DC CI	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial  -40°C $\leq$ TA $\leq$ +125°C for extended						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
		Capacitive Loading Specs on	Output Pins	}					
D101*	COSC2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101A*	Cıo	All I/O pins	_	_	50	pF			
		VCAP Capacitor Charging		•		•			
D102		Charging current	_	200	_	μΑ			
D102A		Source/sink capability when charging complete	_	0.0	_	mA			

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

- 2: Negative current is defined as current sourced by the pin.
- 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 4: Including OSC2 in CLKOUT mode.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## 29.5 Memory Programming Requirements

DC CHA	ARACTE	RISTICS	Standard C Operating to				ess otherwise stated) 125°C
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP/RE3 pin	8.0	_	9.0	V	(Note 3, Note 4)
D111	IDDP	Supply Current during Programming	_	_	10	mA	
D112		VDD for Bulk Erase	2.7	_	V <sub>DD</sub> max.	V	
D113	VPEW	VDD for Write or Row Erase	V <sub>DD</sub> min.	_	V <sub>DD</sub> max.	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	_	_	1.0	mA	
D115	IDDPGM	Current on VDD during Erase/Write	_		5.0	mA	
		Data EEPROM Memory					
D116	ED	Byte Endurance	100K	_	_	E/W	-40°C to +85°C
D117	VDRW	VDD for Read/Write	V <sub>DD</sub> min.	_	V <sub>DD</sub> max.	V	
D118	TDEW	Erase/Write Cycle Time	_	4.0	5.0	ms	
D119	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated
D120	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	_	E/W	-40°C to +85°C
		Program Flash Memory					
D121	EP	Cell Endurance	10K	_		E/W	-40°C to +85°C ( <b>Note 1</b> )
D122	VPR	VDD for Read	V <sub>DD</sub> min.	_	V <sub>DD</sub> max.	V	
D123	Tıw	Self-timed Write Cycle Time	-	2	2.5	ms	
D124	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: Self-write and Block Erase.
  - 2: Refer to **Section 11.2 "Using the Data EEPROM"** for a more detailed discussion on data EEPROM endurance.
  - **3:** Required only if single-supply programming is disabled.
  - **4:** The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

## 29.6 Thermal Considerations

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40\,^{\circ}\text{C} \le \text{TA} \le +125\,^{\circ}\text{C}$ 

Operatin	Operating temperature -40 C ≤ TA ≤ + 125 C											
Param No.	Sym.	Characteristic	Тур.	Units	Conditions							
TH01	θЈА	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package							
			80	°C/W	28-pin SOIC package							
			90	°C/W	28-pin SSOP package							
			27.5	°C/W	28-pin UQFN 4x4mm package							
			27.5	°C/W	28-pin QFN 6x6mm package							
			47.2	°C/W	40-pin PDIP package							
			46	°C/W	44-pin TQFP package							
			24.4	°C/W	44-pin QFN 8x8mm package							
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package							
			24	°C/W	28-pin SOIC package							
			24	°C/W	28-pin SSOP package							
			24	°C/W	28-pin UQFN 4x4mm package							
			24	°C/W	28-pin QFN 6x6mm package							
			24.7	°C/W	40-pin PDIP package							
			14.5	°C/W	44-pin TQFP package							
			20	°C/W	44-pin QFN 8x8mm package							
TH03	ТЈМАХ	Maximum Junction Temperature	150	°C								
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O							
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD <sup>(1)</sup>							
TH06	Pı/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$							
TH07	PDER	Derated Power	_	W	PDER = PDMAX (TJ - TA)/θJA <sup>(2)</sup>							

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature

**3:** T<sub>J</sub> = Junction Temperature

## 29.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

io

Т

F	Frequency	Т	Time
Lower	case letters (pp) and their meanings:		
рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	tO	T0CKI

Uppercase letters and their meanings:

I/O PORT

MCLR

S				
F	Fall	Р	Period	
Н	High	R	Rise	
- 1	Invalid (High-impedance)	V	Valid	
L	Low	Z	High-impedance	


t1

wr

T1CKI


WR

## FIGURE 29-5: LOAD CONDITIONS



#### 29.8 AC Characteristics: PIC16F/LF1933-I/E

FIGURE 29-6: CLOCK TIMING



#### TABLE 29-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40^{\circ}C \le TA \le +125^{\circ}C$ **Param** Sym. Characteristic Min. Typ† Max. Units **Conditions** No. External CLKIN Frequency<sup>(1)</sup> OS01 DC 0.5 MHz EC Oscillator mode (low) DC MHz EC Oscillator mode (medium) DC MHz EC Oscillator mode (high) Oscillator Frequency(1) LP Oscillator mode 32.768 kHz XT Oscillator mode 0.1 4 MHz 1 4 MHz HS Oscillator mode, VDD ≤ 2.7V 20 MHz HS Oscillator mode. VDD > 2.7V 1 DC 4 MHz RC Oscillator mode OS02 Tosc External CLKIN Period<sup>(1)</sup> 27 LP Oscillator mode μS 250 XT Oscillator mode HS Oscillator mode 50 ns 31.25 EC Oscillator mode ns Oscillator Period<sup>(1)</sup> LP Oscillator mode 30.5 μS 250 10,000 XT Oscillator mode ns HS Oscillator mode 1,000 50 ns 250 RC Oscillator mode ns Instruction Cycle Time(1) **OS03** Tcy = 4/Fosc TCY 200 TCY DC ns OS04<sup>3</sup> TosH. External CLKIN High. 2 μS LP oscillator TosL External CLKIN Low XT oscillator 100 ns 20 HS oscillator ns OS05\* External CLKIN Rise. TosR. 0 LP oscillator ns External CLKIN Fall TosF XT oscillator 0 00 ns ns HS oscillator

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### **TABLE 29-2: OSCILLATOR PARAMETERS**

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$										
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions			
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(2)</sup>	±2% ±2.5%	_	16.0 16.0		MHz MHz	$\begin{array}{l} 0^{\circ}C \leq T \text{A} \leq +60^{\circ}\text{C}, \ \text{VDD} \geq 2.5\text{V} \\ 60^{\circ}\text{C} \leq T \text{A} \leq 85^{\circ}\text{C}, \ \text{VDD} \geq 2.5\text{V} \end{array}$			
			±5%	_	16.0	_	MHz	-40°C ≤ TA ≤ +125°C			
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency <sup>(2)</sup>	±2% ±2.5%	=	500 500	_	kHz kHz	$\begin{array}{l} 0^{\circ}C \leq \text{TA} \leq +60^{\circ}\text{C}, \ \text{VDD} \geq 2.5\text{V} \\ 60^{\circ}C \leq \text{TA} \leq 85^{\circ}\text{C}, \ \text{VDD} \geq 2.5\text{V} \end{array}$			
			±5%	_	500	_	kHz	-40°C ≤ TA ≤ +125°C			
OS10*	Tiosc st	HFINTOSC Wake-up from Sleep Start-up Time	_	_	5	8	μS				
		MFINTOSC Wake-up from Sleep Start-up Time	_	_	20	30	μS				

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.
  - 3: By design.

## TABLE 29-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	Trc	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13*	$\Delta$ CLK	CLKOUT Stability (Jitter)	-0.25%	_	+0.25%	%	

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 29-4: CLKOUT AND I/O TIMING PARAMETERS


		g Conditions (unless otherwise stated) ure $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.		Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ (1)	_		70	ns	VDD = 3.3-5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ (1)	_		72	ns	VDD = 3.3-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	_		20	ns	
OS14	TioV2ckH	Port input valid before CLKOUT↑ <sup>(1)</sup>	Tosc + 200 ns	_	_	ns	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	_	50	70*	ns	VDD = 3.3-5.0V
OS16	TosH2ioI	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_	_	ns	VDD = 3.3-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns	
OS18	TioR	Port output rise time <sup>(2)</sup>	_	40	72	ns	VDD = 1.8V
			_	15	32		VDD = 3.3-5.0V
OS19	TioF	Port output fall time <sup>(2)</sup>	_	28	55	ns	VDD = 1.8V
			_	15	30		VDD = 3.3-5.0V
OS20*	Tinp	INT pin input high or low time	25		<u> </u>	ns	
OS21*	Tioc	Interrupt-on-change new input level time	25	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

**Note 1:** Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.


2: Includes OSC2 in CLKOUT mode.

FIGURE 29-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

#### FIGURE 29-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS



Note 1: 64 ms delay only if PWRTE bit in the Configuration Word register is programmed to '0'.

2 ms delay if PWRTE = 0 and VREGEN = 1.


TABLE 29-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)
Operating Temperature  $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ 

-							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2 5	_	_	μS μS	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V
31	TWDTLP	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10	18	27	ms	VDD = 3.3V-5V
32	Tost	Oscillator Start-up Timer Period <sup>(1), (2)</sup>	_	1024	_	Tosc	(Note 3)
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μS	
35	VBOR	Brown-out Reset Voltage	2.38 1.80	2.5 1.9	2.73 2.11	V	BORV=2.5V BORV=1.9V
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	-40°C to +85°C
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	μS	VDD ≤ VBOR

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: By design.
  - 3: Period of the slower clock.
  - **4:** To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.


FIGURE 29-10: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS



#### TABLE 29-6: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C **Param** Units Characteristic Min. **Conditions** Sym. Typ† Max. No. 40\* Тт0Н T0CKI High Pulse Width No Prescaler 0.5 Tcy + 20 ns With Prescaler ns 41\* T0CKI Low Pulse Width TT0L No Prescaler 0.5 Tcy + 20 ns With Prescaler 10 ns 42\* Тт0Р T0CKI Period Greater of: N = prescale value ns 20 or TCY + 40 (2, 4, ..., 256) 45\* TT1H T1CKI High Synchronous, No Prescaler 0.5 Tcy + 20ns Time Synchronous, 15 ns with Prescaler Asynchronous 30 ns 46\* TT1L T1CKI Low Synchronous, No Prescaler 0.5 Tcy + 20 ns Time Synchronous, with Prescaler 15 ns 30 Asynchronous ns 47\* TT1P T1CKI Input Synchronous Greater of: N = prescale value ns Period 30 or TCY + 40 (1, 2, 4, 8)Ν 60 Asynchronous ns 48 FT1 Timer1 Oscillator Input Frequency Range 32.768 33.1 kHz 32.4 (oscillator enabled by setting bit T1OSCEN) 49\* TCKEZTMR1 Delay from External Clock Edge to Timer 2 Tosc 7 Tosc Timers in Sync Increment mode

#### FIGURE 29-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



#### TABLE 29-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$											
Param No.	Sym   Characteristic   Min   Tynt   Max   Units   Conditions											
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_	_	ns					
			With Prescaler	20	_	_	ns					
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns					
			With Prescaler	20	_	_	ns					
CC03*	TccP	CCPx Input Period		3Tcy + 40 N	_	_	ns	N = prescale value (1, 4 or 16)				

<sup>\*</sup> These parameters are characterized but not tested.

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 29-8: PIC16F/LF1933 A/D CONVERTER (ADC) CHARACTERISTICS:

	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +125°C										
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions				
AD01	NR	Resolution	_	_	10	bit					
AD02	EIL	Integral Error	_	_	±1.7	LSb	VREF = 3.0V				
AD03	EDL	Differential Error	_	_	±1	LSb	No missing codes VREF = 3.0V				
AD04	Eoff	Offset Error	_	_	±2.5	LSb	VREF = 3.0V				
AD05	Egn	Gain Error	_	_	±2.0	LSb	VREF = 3.0V				
AD06	VREF	Reference Voltage <sup>(3)</sup>	1.8	_	VDD	V	= (VREF+ minus VREF-)				
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V					
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	50	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.				

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
  - 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 3: ADC VREF is from external VREF, VDD pin or FVREF, whichever is selected as reference input.
  - **4:** When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.


#### TABLE 29-9: PIC16F/LF1933 A/D CONVERSION REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ Ta ≤ +125°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD130*	TAD	A/D Clock Period	1.0	_	9.0	μS	Tosc-based			
		A/D Internal RC Oscillator Period	1.0	1.6	6.0	μS	ADCS<1:0> = 11 (ADRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	11	_	TAD	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	_	5.0	_	μS				

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: The ADRES register may be read on the following TCY cycle.

#### FIGURE 29-12: PIC16F/LF1933 A/D CONVERSION TIMING (NORMAL MODE)



**Note 1:** If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

#### FIGURE 29-13: PIC16F/LF1933 A/D CONVERSION TIMING (SLEEP MODE)



**Note 1:** If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

mV

#### **TABLE 29-10: COMPARATOR SPECIFICATIONS**

Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated). **Param** Sym. Characteristics Min. Units Comments Тур. Max. No. CM01 Vioff Input Offset Voltage ±7.5 ±60 mV CM02 VICM Input Common Mode Voltage 0 VDD V CM03 CMRR Common Mode Rejection Ratio 50 dB CM04 TRESP Response Time 150 400 ns Note 1 CM05 Тмс2оv Comparator Mode Change to 10 μS Output Valid\*

65

CHYSTER | Comparator Hysteresis

**Note 1:** Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

#### TABLE 29-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating	Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).										
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments				
DAC01*	CLSB	Step Size <sup>(2)</sup>	_	VDD/32	_	V					
DAC02*	CACC	Absolute Accuracy	_	_	± 1/2	LSb					
DAC03*	CR	Unit Resistor Value (R)	_	TBD	_	Ω					
DAC04*	Cst	Settling Time <sup>(1)</sup>	_	_	10	μS					


<sup>\*</sup> These parameters are characterized but not tested.

**Legend:** TBD = To Be Determined

CM06

**Note 1:** Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

### FIGURE 29-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




<sup>\*</sup> These parameters are characterized but not tested.

#### TABLE 29-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

	rd Operating ng Temperati	g Conditions (unless otherwise stature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$	ed)				
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	_	80	ns	
		Clock high to data-out valid	1.8-5.5V	_	100	ns	
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	_	45	ns	
		(Master mode)	1.8-5.5V	_	50	ns	
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	_	45	ns	
			1.8-5.5V	_	50	ns	

### FIGURE 29-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### **TABLE 29-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS**

	Standard Operating Conditions (unless otherwise stated)  Operating Temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$									
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions				
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK ↓ (DT hold time)	10	_	ns					
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15		ns					

FIGURE 29-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)




FIGURE 29-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)




FIGURE 29-18: SPI SLAVE MODE TIMING (CKE = 0)





FIGURE 29-19: SPI SLAVE MODE TIMING (CKE = 1)




**TABLE 29-14: SPI MODE REQUIREMENTS** 

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Tcy	_	_	ns	
SP71*	TscH	SCK input high time (Slave mode	e)	Tcy + 20	_	_	ns	
SP72*	TscL	SCK input low time (Slave mode	)	Tcy + 20	_	_	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	CK edge	100	_	_	ns	
SP74*	TSCH2DIL, TSCL2DIL	Hold time of SDI data input to SC	CK edge	100	_	_	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			1.8-5.5V	_	25	50	ns	
SP76*	TDOF	SDO data output fall time		_	10	25	ns	
SP77*	TssH2DoZ	SS↑ to SDO output high-impeda	nce	10	_	50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5V	_	10	25	ns	
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCK output fall time (Master mod	de)	_	10	25	ns	
SP80*	TscH2DoV,	SDO data output valid after	3.0-5.5V	_	_	50	ns	
	TscL2DoV	SCK edge	1.8-5.5V	_	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK e	output setup to SCK edge		_	_	ns	
SP82*	TssL2DoV	SDO data output valid after <del>SS</del> ↓	o data output valid after <del>SS</del> ↓ edge		_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 29-20: I<sup>2</sup>C™ BUS START/STOP BITS TIMING



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 29-15: I<sup>2</sup>C™ BUS START/STOP BITS REQUIREMENTS

Param No.	Symbol	Characteristic		Min.	Тур	Max.	Units	Conditions
SP90*	Tsu:sta	Start condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	_		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_		After this period, the first
		Hold time	400 kHz mode	600	_	_		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_		ns	
		Hold time	400 kHz mode	600	_			

<sup>\*</sup> These parameters are characterized but not tested.

### FIGURE 29-21: I<sup>2</sup>C™ BUS DATA TIMING




TABLE 29-16: I<sup>2</sup>C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	THIGH	Clock high time	100 kHz mode	4.0	1	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	1	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5TcY			
SP101*	TLOW	Clock low time	100 kHz mode	4.7	1	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	1	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy			
SP102*	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall	100 kHz mode	_	250	ns	
		time	400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)
		time	400 kHz mode	100	_	ns	
SP109*	TAA	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	_	_	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
SP111	Св	Bus capacitive loadir	ng	_	400	рF	

<sup>\*</sup> These parameters are characterized but not tested.


- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
  - 2: A Fast mode (400 kHz) I<sup>2</sup>C™ bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

TABLE 29-17: CAP SENSE OSCILLATOR SPECIFICATIONS

Param. No.	Symbol	Characteristic		Min.	Typ†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	-3	-8	-15	μΑ	
			Medium	-0.8	-1.5	-3	μΑ	
			Low	-0.1	-0.3	-0.4	μΑ	
CS02	Isnk	Current Sink	High	2.5	7.5	14	μА	
			Medium	0.6	1.5	2.9	μΑ	
			Low	0.1	0.25	0.6	μА	
CS03	VСтн	Cap Threshold		_	0.8	_	mV	
CS04	VCTL	Cap Threshold		_	0.4	_	mV	
CS05	VCHYST	Cap Hysteresis (Vстн-VстL)	High Medium Low	350 250 175	525 375 300	725 500 \425	mV mV mV	

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 29-22: CAP SENSE OSCILLATOR



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## 30.0 ELECTRICAL SPECIFICATIONS (PIC16F/LF1934/36/37)

## Absolute Maximum Ratings(†)

Ambient temperature under bias	40°C to +125°C						
Storage temperature	65°C to +150°C						
Voltage on VDD with respect to Vss, PIC16F1934/36/37	0.3V to +6.5V						
Voltage on VCAP pin with respect to Vss, PIC16F1934/36/37	0.3V to +4.0V						
Voltage on VDD with respect to Vss, PIC16LF1934/36/37	0.3V to +4.0V						
Voltage on MCLR with respect to Vss	0.3V to +9.0V						
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)						
Total power dissipation <sup>(1)</sup>	800 mW						
Maximum current out of Vss <sup>(2)</sup> pin, $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	255 mA						
Maximum current out of Vss(2) pin, $-40^{\circ}$ C $\leq$ TA $\leq$ +125 $^{\circ}$ C for extended	105 mA						
Maximum current into $V_{DD}^{(2)}$ pin, $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	170 mA						
Maximum current into $V_{DD}^{(2)}$ pin, $-40^{\circ}C \le T_A \le +125^{\circ}C$ for extended	70 mA						
Maximum current out of Vss <sup>(3)</sup> pin, $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	340mA						
Maximum current out of Vss <sup>(3)</sup> pin, $-40^{\circ}$ C $\leq$ TA $\leq$ +125 $^{\circ}$ C for extended	140 mA						
Maximum current into $V_{DD}^{(3)}$ pin, $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	255 mA						
Maximum current into $VDD^{(3)}$ pin, $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended	105 mA						
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA						
Maximum output current sunk by any I/O pin							
Maximum output current sourced by any I/O pin							
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $- \Sigma$ IOH} + $\Sigma$ {(VDD $-$ VOH) x IOH} + $\Sigma$ (VOI x IOL)							

- \_)
  - 2: For 28-pin devices.
  - 3: For 40-pin devices..

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

**Preliminary** © 2009 Microchip Technology Inc. DS41364D-page 411

FIGURE 30-1: PIC16F/LF1934/36/37 VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤+125°C

5.5

2.3


2.0


1.8

0 4 10 16 32

Frequency (MHz)

Note 1: The shaded region indicates the permissible combinations of voltage and frequency.





## 30.1 DC Characteristics: PIC16F/LF1934/36/37-I/E (Industrial, Extended)

PIC16LF	1934/36/37		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended						
PIC16F1	934/36/37			rd Oper ing temp		-40°(	(unless otherwise stated) $C \le TA \le +85^{\circ}C$ for industrial $C \le TA \le +125^{\circ}C$ for extended		
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001	VDD	Supply Voltage							
		PIC16LF1934/36/37	1.8 2.3	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>NOTE 2</b> )		
D001		PIC16F1934/36/37	1.8 2.3	_ _	5.5 5.5	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>NOTE 2</b> )		
D002*	VDR								
		PIC16LF1934/36/37	1.5	_	_	V	Device in Sleep mode		
D002*		PIC16F1934/36/37	1.7	_	_	V	Device in Sleep mode		
,	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V			
	VPORR*	Power-on Reset Rearm Voltage							
		PIC16LF1934/36/37	_	0.8	_	V	Device in Sleep mode		
		PIC16F1934/36/37	_	1.7	_	V	Device in Sleep mode		
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-6 -7 -7 -8 -7		4 4 6 6 4 4	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C		
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy	-7 -8 -8 -9 -8	_ _ _ _ _	5 5 7 7 4 4	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C		
D003B	VLCDFVR	Fixed Voltage Reference Voltage for LCD Bias, Initial Accuracy	-9 -9.5	_	9 9	%	3.072V, VDD ≥ 3.6V, 85°C 3.072V, VDD ≥ 3.6V, 125°C		
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference	_	-130	_	ppm/°C			
D003D*	ΔVFVR/ ΔVIN	Line Regulation, Fixed Voltage Reference	_	0.270	_	%/V			
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See Section 6.1 "Power-on Reset (POR)" for details.		


<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

<sup>2:</sup> PLL required for 32 MHz operation.





TPOR 1 μs typical.

TvLow 2.7 μs typical.

### 30.2 DC Characteristics: PIC16F/LF1934/36/37-I/E (Industrial, Extended)

PIC16LF	1934/36/37	Operating	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended								
PIC16F1934/36/37				d Operati g tempera	iture -	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended					
Param	Device	Min.	Typ†	Max.	Units		Conditions				
No.	Characteristics		VI		VDD	Note					
Supply Current (IDD) <sup>(1, 2)</sup>											
D009	LDO Regulator	-	350	_	μА	_	HS, EC OR INTOSC/INTOSCIO (8-16 MHz) Clock modes with all VCAP pins disabled				
		_	50	_	μΑ	_	All VCAP pins disabled				
		_	30	_	μΑ	_	VCAP enabled on RA0, RA5 or RA6				
			5	_	μА	_	LP Clock mode and Sleep (requires FVR and BOR to be disabled)				
D010		_	7.0	16	μΑ	1.8	Fosc = 32 kHz				
		_	9.0	20	μΑ	3.0	LP Oscillator mode (Note 4), -40°C $\leq$ TA $\leq$ +85°C				
D010		_	24	40	μΑ	1.8	Fosc = 32 kHz				
		_	30	45	μΑ	3.0	LP Oscillator mode (Note 4, 5), $-40^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C				
		_	32	50	μΑ	5.0	40 0 2 IA 2 100 0				
D010A		_	7.0	_	μΑ	1.8	Fosc = 32 kHz				
		_	9.0	_	μΑ	3.0	LP Oscillator mode (Note 4) -40°C $\leq$ TA $\leq$ +125°C				
D010A		_	24	_	μΑ	1.8	Fosc = 32 kHz				
		_	30	_	μΑ	3.0	LP Oscillator mode (Note 4, 5)  -40°C ≤ TA ≤ +125°C				
		_	32	_	μΑ	5.0	-40 0 3 IA 3 1 120 0				
D011		_	150	200	μΑ	1.8	Fosc = 1 MHz				
		_	270	325	μΑ	3.0	XT Oscillator mode				
D011		_	160	255	μΑ	1.8	Fosc = 1 MHz				
		_	280	475	μΑ	3.0	XT Oscillator mode (Note 5)				
		_	390	690	μΑ	5.0					
D012			430	495	μΑ	1.8	FOSC = 4 MHz				
		_	750	1000	μΑ	3.0	XT Oscillator mode				
D012		_	450	645	μΑ	1.8	Fosc = 4 MHz				
		_	770	1100	μΑ	3.0	XT Oscillator mode (Note 5)				
		_	930	1320	μΑ	5.0					

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in  $k\Omega$ .
  - 4: FVR and BOR are disabled.
  - 5: 0.1  $\mu$ F capacitor on VCAP (RA0).
  - 6: 8 MHz crystal oscillator with 4x PLL enabled.

### 30.2 DC Characteristics: PIC16F/LF1934/36/37-I/E (Industrial, Extended) (Continued)

PIC16LF	1934/36/37			d Operati g tempera	ture -	-40°C ≤ T	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended		
PIC16F1	934/36/37			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param	Device	Min.	Tunt	Max.	Units		Conditions		
No.	No. Characteristics		Typ†	IVIAX.	Units	VDD	Note		
	Supply Current (IDD) <sup>(1,</sup>	2)							
D013		_	90	125	μА	1.8	Fosc = 500 kHz		
		_	170	200	μΑ	3.0	EC Oscillator Low-Power mode		
D013		_	100	180	μΑ	1.8	Fosc = 500 kHz		
		_	180	310	μΑ	3.0	EC Oscillator Low-Power mode (Note 5)		
		_	225	350	μА	5.0			
D014		_	450	650	μА	1.8	Fosc = 4 MHz		
		_	830	1100	μΑ	3.0	EC Oscillator mode Medium Power mode		
D014		_	475	735	μΑ	1.8	Fosc = 4 MHz		
		_	850	1200	μΑ	3.0	EC Oscillator mode (Note 5)  Medium Power mode		
		_	980	1390	μΑ	5.0			
D015		_	5.3	7.3	mA	3.0	Fosc = 32 MHz  EC Oscillator High-Power mode		
		<u> </u>	6.0	8.0	mA	3.6	EC Oscillator Fight-Fower filode		
D015		_	5.3	7.3	mA	3.0	Fosc = 32 MHz		
		_	6.0	8.0	mA	5.0	EC Oscillator High-Power mode (Note 5)		
D016			5	12	μΑ	1.8	FOSC = 32 kHz		
			8	16	μΑ	3.0	LFINTOSC mode, 85°C		
D016		_	21	35	μΑ	1.8	Fosc = 32 kHz		
		_	27	40	μΑ	3.0	LFINTOSC mode, 85°C (Note 5)		
		_	28	45	μΑ	5.0			

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.
  - 4: FVR and BOR are disabled.
  - 5: 0.1 μF capacitor on VCAP (RA0).
  - 6: 8 MHz crystal oscillator with 4x PLL enabled.

### 30.2 DC Characteristics: PIC16F/LF1934/36/37-I/E (Industrial, Extended) (Continued)

PIC16LF	1934/36/37		d Operati g tempera	ture	$-40^{\circ}\text{C} \leq \text{TA}$	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended			
PIC16F19	934/36/37			d <b>Operati</b> g tempera	ture	ditions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended			
Param	Device	Min.	Timt	Max.	Units		Conditions		
No.	Characteristics	IVIIII.	Тур†	IVIAX.	Ullis	VDD	Note		
D047	Supply Current (IDD) <sup>(1,</sup>	2)							
D017		_	130	175	μΑ	1.8	Fosc = 500 kHz		
		_	190	250	μА	3.0	MFINTOSC mode		
D017		_	150	250	μА	1.8	Fosc = 500 kHz		
		_	210	345	μА	3.0	MFINTOSC mode (Note 5)		
		_	270	425	μΑ	5.0			
D018		_	980	1300	μΑ	1.8	Fosc = 8 MHz		
		_	1780	2000	μΑ	3.0	HFINTOSC mode		
D018		_	1.0	1.48	mA	1.8	Fosc = 8 MHz		
		_	1.8	2.2	mA	3.0	HFINTOSC mode (Note 5)		
		_	2.0	2.8	mA	5.0			
D019		_	1.5	2	mA	1.8	Fosc = 16 MHz		
		_	2.8	3.5	mA	3.0	HFINTOSC mode		
D019		_	1.7	2.23	mA	1.8	Fosc = 16 MHz		
		_	2.9	4.3	mA	3.0	HFINTOSC mode (Note 5)		
		_	3.1	4.6	mA	5.0			
D020		_	410	550	μΑ	1.8	FOSC = 4 MHz		
		_	710	950	μА	3.0	EXTRC mode (Note 3, Note 5)		
D020		_	430	695	μΑ	1.8	Fosc = 4 MHz		
		_	730	1060	μΑ	3.0	EXTRC mode (Note 3, Note 5)		
		_	860	1350	μΑ	5.0			
D021		_	5.3	7.3	mA	3.0	Fosc = 32 MHz		
		_	6.0	8.0	mA	3.6	HS Oscillator mode (Note 6)		
D021		_	5.3	7.3	mA	3.0	Fosc = 32 MHz		
		_	6.0	8.0	mA	5.0	HS Oscillator mode (Note 5, Note 6)		

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - 3: For RC oscillator configurations, current through RexT is not included. The current through the resistor can be extended by the formula IR = VDD/2RexT (mA) with RexT in kΩ.
  - 4: FVR and BOR are disabled.
  - 5:  $0.1 \mu F$  capacitor on VCAP (RA0).
  - **6:** 8 MHz crystal oscillator with 4x PLL enabled.

### 30.3 DC Characteristics: PIC16F/LF1934/36/37-I/E (Power-Down)

PIC16LF1	934/36/37		Standard Operating Con Operating temperature			aditions (unless otherwise stated) $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended				
PIC16F19	PIC16F1934/36/37				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
Param	Device Characteristics	Min.	Typ† Max.	Max.	Units		Conditions			
No.	Device Gharacteristics	141111.	וקעי	+85°C	+125°C	Onits	<b>V</b> DD	Note		
	Power-down Base Current	(IPD) <sup>(2)</sup>								
D023		_	0.06	1	_	μА	1.8	WDT, BOR, FVR, and T1OSC		
		_	0.08	2	_	μΑ	3.0	disabled, all Peripherals Inactive		
D023		_	15	35	_	μА	1.8	WDT, BOR, FVR, and T1OSC		
		_	18	40	_	μА	3.0	disabled, all Peripherals Inactive		
		_	19	45	_	μΑ	5.0			
D024		_	0.5	6	_	μΑ	1.8	LPWDT Current (Note 1)		
		_	8.0	7	_	μΑ	3.0			
D024		_	16	35	_	μΑ	1.8	LPWDT Current (Note 1)		
		_	19	40	_	μΑ	3.0			
			20	45	_	μΑ	5.0			
D025		_	8.5	23	_	μΑ	1.8	FVR current		
		_	8.5	26	_	μΑ	3.0			
D025		_	32	50	_	μΑ	1.8	FVR current (Note 4)		
		_	39	72	_	μΑ	3.0			
		_	70	120	_	μΑ	5.0			
D026		_	7.5	TBD	_	μА	3.0	BOR Current (Note 1)		
D026		_	34	57	_	μА	3.0	BOR Current (Note 1, Note 4)		
		_	67	100		μΑ	5.0			
D027		_	0.6	5	_	μА	1.8	T1OSC Current (Note 1)		
		_	1.8	6	_	μА	3.0			
D027		_	16	35	_	μА	1.8	T1OSC Current (Note 1)		
		_	21	40	_	μА	3.0			
			25	45	_	μΑ	5.0			

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Legend:** TBD = To Be Determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
  - 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
  - 3: A/D oscillator source is FRC.
  - 4: 0.1 μF capacitor on VCAP (RA0).

### 30.3 DC Characteristics: PIC16F/LF1934/36/37-I/E (Power-Down) (Continued)

PIC16LF1	934/36/37			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
PIC16F19	PIC16F1934/36/37				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended						
Param	Device Characteristics Min.		Tunt	Max.	Max.	Units	Conditions				
No.	Device Characteristics	win.	Тур†	+85°C	+125°C	Units	VDD	Note			
	Power-down Base Current	(IPD) <sup>(2)</sup>									
D028		_	0.1	5	_	μА	1.8	A/D Current (Note 1, Note 3), no			
		_	0.1	6	_	μΑ	3.0	conversion in progress			
D028		_	16	35	_	μΑ	1.8	A/D Current (Note 1, Note 3), no			
		_	21	40	_	μΑ	3.0	conversion in progress			
		_	25	50	_	μΑ	5.0				
D029	_	_	250	_	_	μΑ	1.8	A/D Current (Note 1, Note 3), conversion in progress			
		_	250	_	_	μΑ	3.0				
D029		_	280	_	_	μΑ	1.8	A/D Current (Note 1, Note 3,			
		_	280	_	_	μΑ	3.0	Note 4), conversion in progress			
		_	280	_	_	μΑ	5.0				
D030		_	3.5	7	_	μΑ	1.8	Cap Sense, Low Power mode			
		_	7	9	_	μΑ	3.0				
D030		_	17	38	_	μΑ	1.8	Cap Sense, Low Power mode			
		_	21	50	_	μΑ	3.0				
		_	22	70	_	μΑ	5.0				
D031		_	1	_	_	μΑ	3.6	LCD Bias Ladder, Low-power			
		_	10		_	μΑ	3.6	LCD Bias Ladder, Medium-power			
		_	100	_	_	μА	3.6	LCD Bias Ladder, High-power			
D031		_	1	_	_	μА	5.0	LCD Bias Ladder, Low-power			
		_	10	_	_	μА	5.0	LCD Bias Ladder, Medium-power			
		_	100	_	_	μА	5.0	LCD Bias Ladder, High-power			

<sup>\*</sup> These parameters are characterized but not tested.

**Legend:** TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

- 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
- **3:** A/D oscillator source is FRC.
- 4: 0.1 μF capacitor on VCAP (RA0).

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### 30.4 DC Characteristics: PIC16F/LF1934/36/37-I/E

	DC C	HARACTERISTICS			-40°C ≤ TA	≤ +85°C	otherwise stated) C for industrial C for extended
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D032		with TTL buffer	_	_	0.8	V	$4.5V \le VDD \le 5.5V$
D032A			_	_	0.15 VDD	V	1.8V ≤ VDD ≤ 4.5V
D033		with Schmitt Trigger buffer	_	_	0.2 VDD	V	$2.0V \le VDD \le 5.5V$
		with I <sup>2</sup> C™ levels	_	_	0.3 VDD	V	
		with SMBus levels	_	_	0.8	V	$2.7V \le VDD \le 5.5V$
D034		MCLR, OSC1 (RC mode) <sup>(1)</sup>	_	_	0.2 VDD	V	
D034A		OSC1 (HS mode)	_	_	0.3 VDD	V	
	VIH	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	2.0	_	_	V	$4.5V \le VDD \le 5.5V$
D040A			0.25 V <sub>DD</sub> + 0.8	_	_	V	$1.8V \le VDD \le 4.5V$
D041		with Schmitt Trigger buffer	0.8 VDD	_	_	V	$2.0V \le VDD \le 5.5V$
		with I <sup>2</sup> C™ levels	0.7 VDD	_	_	V	
		with SMBus levels	2.1	_	_	V	$2.7V \le VDD \le 5.5V$
D042		MCLR	0.8 VDD	_	_	V	
D043A		OSC1 (HS mode)	0.7 VDD	_	_	V	
D043B		OSC1 (RC mode)	0.9 VDD	_	_	V	(Note 1)
	lıL	Input Leakage Current <sup>(2)</sup>				•	
D060		I/O ports	_	± 5	± 125	nA	Vss ≤ Vpin ≤ Vdd, Pin at high- impedance @ 85°C
				± 5	± 1000	nA	125°C
D061		MCLR <sup>(3)</sup>	_	± 50	± 200	nA	VSS ≤ VPIN ≤ VDD @ 85°C
	IPUR	Weak Pull-up Current					
D070*			25	100	200		VDD = 3.3V, VPIN = VSS
		(4)	25	140	300	μА	VDD = 5.0V, VPIN = VSS
	VOL	Output Low Voltage <sup>(4)</sup>	, ,		T	T	T
D080		I/O ports	_	_	0.6	٧	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V
	Vон	Output High Voltage <sup>(4)</sup>				•	
D090		I/O ports	VDD - 0.7	_	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V

**Legend:** TBD = To Be Determined

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.
  - 2: Negative current is defined <u>as current</u> sourced by the pin.
  - 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 4: Including OSC2 in CLKOUT mode.

#### 30.4 DC Characteristics: PIC16F/LF1934/36/37-I/E (Continued)

	DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
		Capacitive Loading Specs on	Capacitive Loading Specs on Output Pins							
D101*	COSC2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1			
D101A*	Cio	All I/O pins	_	_	50	pF				
		VCAP Capacitor Charging		•		•				
D102		Charging current	_	200	_	μΑ				
D102A		Source/sink capability when charging complete	_	0.0		mA				

**Legend:** TBD = To Be Determined

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.
  - 2: Negative current is defined as current sourced by the pin.
  - 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 4: Including OSC2 in CLKOUT mode.

### **30.5** Memory Programming Requirements

DC CHA	ARACTE	RISTICS	Standard C Operating to				ess otherwise stated) 125°C
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP/RE3 pin	8.0	_	9.0	V	(Note 3, Note 4)
D111	IDDP	Supply Current during Programming	_	_	10	mA	
D112		VDD for Bulk Erase	2.7	_	V <sub>DD</sub> max.	V	
D113	VPEW	VDD for Write or Row Erase	V <sub>DD</sub> min.	_	V <sub>DD</sub> max.	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	_	_	1.0	mA	
D115	IDDPGM	Current on VDD during Erase/Write	_		5.0	mA	
		Data EEPROM Memory					
D116	ED	Byte Endurance	100K	_	_	E/W	-40°C to +85°C
D117	VDRW	VDD for Read/Write	V <sub>DD</sub> min.	_	V <sub>DD</sub> max.	V	
D118	TDEW	Erase/Write Cycle Time	_	4.0	5.0	ms	
D119	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated
D120	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	_	E/W	-40°C to +85°C
		Program Flash Memory					
D121	EP	Cell Endurance	10K	_		E/W	-40°C to +85°C ( <b>Note 1</b> )
D122	VPR	VDD for Read	V <sub>DD</sub> min.	_	V <sub>DD</sub> max.	V	
D123	Tıw	Self-timed Write Cycle Time		2	2.5	ms	
D124	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: Self-write and Block Erase.
  - 2: Refer to **Section 11.2 "Using the Data EEPROM"** for a more detailed discussion on data EEPROM endurance.
  - **3:** Required only if single-supply programming is disabled.
  - **4:** The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

#### 30.6 Thermal Considerations

Standard Operating Conditions (unless otherwise stated)
Operating temperature -40°C ≤ TA ≤ +125°C

Operation	Derating temperature -40°C ≤ IA ≤ +125°C										
Param No.	Sym.	Characteristic	Тур.	Units	Conditions						
TH01	θЈА	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package						
			80	°C/W	28-pin SOIC package						
			90	°C/W	28-pin SSOP package						
			27.5	°C/W	28-pin UQFN 4x4mm package						
			27.5	°C/W	28-pin QFN 6x6mm package						
			47.2	°C/W	40-pin PDIP package						
			46	°C/W	44-pin TQFP package						
			24.4	°C/W	44-pin QFN 8x8mm package						
TH02	θЈС	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package						
			24	°C/W	28-pin SOIC package						
			24	°C/W	28-pin SSOP package						
			24	°C/W	28-pin UQFN 4x4mm package						
			24	°C/W	28-pin QFN 6x6mm package						
			24.7	°C/W	40-pin PDIP package						
			14.5	°C/W	44-pin TQFP package						
			20	°C/W	44-pin QFN 8x8mm package						
TH03	TJMAX	Maximum Junction Temperature	150	°C							
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O						
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD <sup>(1)</sup>						
TH06	Pı/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$						
TH07	PDER	Derated Power	_	W	PDER = PDMAX (TJ - TA)/θJA <sup>(2)</sup>						

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature

**3:** T<sub>J</sub> = Junction Temperature

## 30.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS **T**

io

F	Frequency	Т	Time
Lowerd	case letters (pp) and their meanings:		
pp			
CC	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	TOCKI

Uppercase letters and their meanings:

I/O PORT

MCLR

S				
F	Fall	Р	Period	
Н	High	R	Rise	
1	Invalid (High-impedance)	V	Valid	
L	Low	Z	High-impedance	


t1

wr

T1CKI


 $\overline{\mathsf{WR}}$ 

#### FIGURE 30-5: LOAD CONDITIONS



#### 30.8 AC Characteristics: PIC16F/LF1934/36/37-I/E





#### TABLE 30-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40^{\circ}C \le TA \le +125^{\circ}C$ **Param** Sym. Characteristic Min. Typ† Max. Units Conditions No. External CLKIN Frequency<sup>(1)</sup> OS01 DC 0.5 MHz EC Oscillator mode (low) DC MHz EC Oscillator mode (medium) DC MHz EC Oscillator mode (high) Oscillator Frequency(1) LP Oscillator mode 32.768 kHz XT Oscillator mode 0.1 4 MHz 1 4 MHz HS Oscillator mode, VDD ≤ 2.7V 20 MHz HS Oscillator mode. VDD > 2.7V 1 DC 4 MHz RC Oscillator mode OS02 Tosc External CLKIN Period<sup>(1)</sup> 27 LP Oscillator mode μS 250 XT Oscillator mode HS Oscillator mode 50 ns 31.25 EC Oscillator mode ns Oscillator Period<sup>(1)</sup> LP Oscillator mode 30.5 μS 250 10,000 XT Oscillator mode ns HS Oscillator mode 1,000 50 ns 250 RC Oscillator mode ns Instruction Cycle Time(1) **OS03** Tcy = 4/Fosc TCY 200 TCY DC ns OS04<sup>3</sup> TosH. External CLKIN High. 2 μS LP oscillator TosL External CLKIN Low XT oscillator 100 ns 20 HS oscillator ns OS05\* External CLKIN Rise. TosR. 0 LP oscillator ns External CLKIN Fall TosF XT oscillator 0 00 ns ns HS oscillator

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### **TABLE 30-2: OSCILLATOR PARAMETERS**

Standard Operating Conditions (unless otherwise stated) Operating Temperature  $-40^{\circ}C \le TA \le +125^{\circ}C$ Param Freq. Svm. Characteristic Min. Typ† Max. Units **Conditions** No. Tolerance OS08 Internal Calibrated HFINTOSC  $0^{\circ}C \le TA \le +60^{\circ}C, VDD \ge 2.5V$ **HFosc** ±2% 16.0 MHz Frequency(2) ±2.5%  $+60^{\circ}C \le TA \le +85^{\circ}C, VDD \ge 2.5V$ 16.0 MHz ±5% 16.0  $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ MHz OS08A MFosc Internal Calibrated MFINTOSC ±2% 500 kHz  $0^{\circ}C \le TA \le +60^{\circ}C, VDD \ge 2.5V$ Frequency(2)  $+60^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}, \text{ VDD} \ge 2.5\text{V}$ ±2.5% 500 kHz ±5% 500 kHz  $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ OS10\* Tiosc st **HFINTOSC** 5 8 uS Wake-up from Sleep Start-up Time **MFINTOSC** 20 30 μS Wake-up from Sleep Start-up Time

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: To ensure these oscillator frequency tolerances, VDD and VSs must be capacitively decoupled as close to the device as possible.  $0.1~\mu F$  and  $0.01~\mu F$  values in parallel are recommended.
  - 3: By design.

#### TABLE 30-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	Trc	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13*	$\Delta$ CLK	CLKOUT Stability (Jitter)	-0.25%	_	+0.25%	%	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







TABLE 30-4: CLKOUT AND I/O TIMING PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ (1)	_		70	ns	VDD = 3.3-5.0V	
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ (1)	_		72	ns	VDD = 3.3-5.0V	
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	_		20	ns		
OS14	TioV2ckH	Port input valid before CLKOUT↑ <sup>(1)</sup>	Tosc + 200 ns	_	_	ns		
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	_	50	70*	ns	VDD = 3.3-5.0V	
OS16	TosH2ioI	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_	_	ns	VDD = 3.3-5.0V	
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns		
OS18	TioR	Port output rise time <sup>(2)</sup>	_	40	72	ns	VDD = 1.8V	
			_	15	32		VDD = 3.3-5.0V	
OS19	TioF	Port output fall time <sup>(2)</sup>	_	28	55	ns	VDD = 1.8V	
			_	15	30		VDD = 3.3-5.0V	
OS20*	Tinp	INT pin input high or low time	25			ns		
OS21*	Tioc	Interrupt-on-change new input level time	25	_	_	ns		

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 30-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

**Note 1:** Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

<sup>2:</sup> Includes OSC2 in CLKOUT mode.

#### FIGURE 30-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS



Note 1: 64 ms delay only if PWRTE bit in the Configuration Word register is programmed to '0'.

2 ms delay if PWRTE = 0 and VREGEN = 1.


TABLE 30-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40 $^{\circ}$ C  $\leq$  TA  $\leq$  +125 $^{\circ}$ C

-poraming remiperature to 0 = m = 120 0								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
30	ТмсL	MCLR Pulse Width (low)	2 5	_ _	_ _	μ <b>S</b> μ <b>S</b>	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V	
31	TWDTLP	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10	18	27	ms	VDD = 3.3V-5V	
32	Tost	Oscillator Start-up Timer Period <sup>(1), (2)</sup>	_	1024	_	Tosc	(Note 3)	
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms		
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μS		
35	VBOR	Brown-out Reset Voltage	2.38 1.80	2.5 1.9	2.73 2.11	V	BORV=2.5V BORV=1.9V	
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	-40°C to +85°C	
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	μS	VDD ≤ VBOR	

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: By design.
  - 3: Period of the slower clock.
  - **4:** To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.


FIGURE 30-10: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS



#### TABLE 30-6: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C **Param** Units Characteristic Min. **Conditions** Sym. Typ† Max. No. 40\* Тт0Н T0CKI High Pulse Width No Prescaler 0.5 Tcy + 20 ns With Prescaler ns 41\* T0CKI Low Pulse Width TT0L No Prescaler 0.5 Tcy + 20 ns With Prescaler 10 ns 42\* Тт0Р T0CKI Period Greater of: N = prescale value ns 20 or TCY + 40 (2, 4, ..., 256) 45\* TT1H T1CKI High Synchronous, No Prescaler 0.5 Tcy + 20ns Time Synchronous, 15 ns with Prescaler Asynchronous 30 ns 46\* TT1L T1CKI Low Synchronous, No Prescaler 0.5 Tcy + 20 ns Time Synchronous, with Prescaler 15 ns 30 Asynchronous ns 47\* TT1P T1CKI Input Synchronous Greater of: N = prescale value ns Period 30 or TCY + 40 (1, 2, 4, 8)Ν 60 Asynchronous ns 48 FT1 Timer1 Oscillator Input Frequency Range 32.768 33.1 kHz 32.4 (oscillator enabled by setting bit T1OSCEN) 49\* TCKEZTMR1 Delay from External Clock Edge to Timer 2 Tosc 7 Tosc Timers in Sync Increment mode

#### FIGURE 30-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



#### TABLE 30-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)  Operating Temperature -40°C ≤ TA ≤ +125°C								
Param No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_	_	ns	
			With Prescaler	20	_	_	ns	
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns	
			With Prescaler	20	-	-	ns	
CC03*	TccP	CCPx Input Period		3Tcy + 40 N	_	_	ns	N = prescale value (1, 4 or 16)

<sup>\*</sup> These parameters are characterized but not tested.

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### TABLE 30-8: PIC16F/LF1934/36/37 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated)  $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating temperature Param Svm. Characteristic Min. Typ† Max. Units Conditions No. AD01 NR Resolution 10 bit AD02 EIL Integral Error ±1.7 LSb **VREF = 3.0V** AD03 Differential Error **E**DL ±1 LSb No missing codes VREF = 3.0VAD04 **E**OFF Offset Error ±2.5 LSb **VREF = 3.0V** AD05 Egn Gain Error ±2.0 LSb VREF = 3.0VAD06 VREF Reference Voltage(3) 1.8 VDD ٧ = (VREF+ minus VREF-) AD07 Full-Scale Range Vain Vss **V**REF AD08 ZAIN Recommended Impedance of 50 kΩ Can go higher if external 0.01µF capacitor is Analog Voltage Source present on input pin.

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
  - 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 3: ADC VREF is from external VREF, VDD pin or FVREF, whichever is selected as reference input.
  - **4:** When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.


### TABLE 30-9: PIC16F/LF1934/36/37 A/D CONVERSION REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ Ta ≤ +125°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD130*	TAD	A/D Clock Period	1.0	_	9.0	μS	Tosc-based			
		A/D Internal RC Oscillator Period	1.0	1.6	6.0	μS	ADCS<1:0> = 11 (ADRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	11	_	TAD	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	_	5.0	_	μS				

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: The ADRES register may be read on the following TCY cycle.

## FIGURE 30-12: PIC16F/LF1934/36/37 A/D CONVERSION TIMING (NORMAL MODE)



**Note 1:** If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

## FIGURE 30-13: PIC16F/LF1934/36/37 A/D CONVERSION TIMING (SLEEP MODE)



**Note 1:** If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

#### **TABLE 30-10: COMPARATOR SPECIFICATIONS**

Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated). **Param** Sym. **Characteristics** Min. Units Comments Тур. Max. No. CM01 Vioff Input Offset Voltage ±7.5 ±60 mV CM02 VICM Input Common Mode Voltage 0 VDD V CM03 CMRR Common Mode Rejection Ratio 50 dB CM04 TRESP Response Time 150 400 ns Note 1 CM05 Тмс2оv Comparator Mode Change to 10 μS Output Valid\* CM06 CHYSTER | Comparator Hysteresis 65 mV

**Note 1:** Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

### TABLE 30-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS


Operating	<b>Operating Conditions:</b> $1.8V < VDD < 5.5V$ , $-40^{\circ}C < TA < +125^{\circ}C$ (unless otherwise stated).									
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments			
DAC01*	CLSB	Step Size <sup>(2)</sup>	_	VDD/32	_	V				
DAC02*	CACC	Absolute Accuracy	_	_	± 1/2	LSb				
DAC03*	CR	Unit Resistor Value (R)	_	TBD	_	Ω				
DAC04*	Cst	Settling Time <sup>(1)</sup>	_	_	10	μS				

<sup>\*</sup> These parameters are characterized but not tested.

**Legend:** TBD = To Be Determined

**Note 1:** Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

## FIGURE 30-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




<sup>\*</sup> These parameters are characterized but not tested.

## TABLE 30-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)  Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$										
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions				
US120	TCKH2DTV		3.0-5.5V		80	ns				
		Clock high to data-out valid	1.8-5.5V	_	100	ns				
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	_	45	ns				
		(Master mode)	1.8-5.5V	_	50	ns				
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	_	45	ns				
			1.8-5.5V	_	50	ns				

## FIGURE 30-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



## **TABLE 30-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS**

Standard Operating Conditions (unless otherwise stated)  Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK ↓ (DT hold time)	10	_	ns			
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15		ns			

FIGURE 30-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)




FIGURE 30-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)




FIGURE 30-18: SPI SLAVE MODE TIMING (CKE = 0)





FIGURE 30-19: SPI SLAVE MODE TIMING (CKE = 1)




**TABLE 30-14: SPI MODE REQUIREMENTS** 

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Tcy	_	_	ns	
SP71*	TscH	SCK input high time (Slave mode	e)	Tcy + 20	_	_	ns	
SP72*	TscL	SCK input low time (Slave mode	)	Tcy + 20	_	_	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	100	_	_	ns		
SP74*	TSCH2DIL, TSCL2DIL	Hold time of SDI data input to SC	100	_	_	ns		
SP75*	TDOR	TDOR SDO data output rise time		_	10	25	ns	
			1.8-5.5V	_	25	50	ns	
SP76*	TDOF	SDO data output fall time		_	10	25	ns	
SP77*	TssH2DoZ	SS↑ to SDO output high-impeda	nce	10	_	50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5V	_	10	25	ns	
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCK output fall time (Master mod	de)	_	10	25	ns	
SP80*	TscH2DoV,	SDO data output valid after	3.0-5.5V	_	ı	50	ns	
	TscL2DoV	SCK edge	1.8-5.5V	_	-	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK e	Tcy		_	ns		
SP82*	TssL2DoV	SDO data output valid after <del>SS</del> ↓	edge	_	_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 30-20: I<sup>2</sup>C™ BUS START/STOP BITS TIMING



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 30-15: I<sup>2</sup>C™ BUS START/STOP BITS REQUIREMENTS

Param No.	Symbol	Charact	Characteristic			Max.	Units	Conditions	
SP90*	Tsu:sta	Start condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated Start condition	
		Setup time	400 kHz mode	600	_	_			
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first	
		Hold time	400 kHz mode	600	_	_		clock pulse is generated	
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns		
		Setup time	400 kHz mode	600	-				
SP93	THD:STO	Stop condition	100 kHz mode	4000	_		ns		
		Hold time	400 kHz mode	600	_	_			

<sup>\*</sup> These parameters are characterized but not tested.

## FIGURE 30-21: I<sup>2</sup>C™ BUS DATA TIMING




TABLE 30-16: I<sup>2</sup>C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	THIGH	Clock high time	100 kHz mode	4.0	1	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	1	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5TcY			
SP101*	TLOW	Clock low time	100 kHz mode	4.7	1	μ\$	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	1	μ\$	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy			
SP102*	SP102* TR SDA and SCL rise time		100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall	100 kHz mode	_	250	ns	
		time	400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)
		time	400 kHz mode	100	_	ns	
SP109*	TAA	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	_	_	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
SP111	Св	Bus capacitive loadir	ng	_	400	рF	

<sup>\*</sup> These parameters are characterized but not tested.


- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
  - 2: A Fast mode (400 kHz) I<sup>2</sup>C™ bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

TABLE 30-17: CAP SENSE OSCILLATOR SPECIFICATIONS

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	-3	-8	-15	μΑ	
			Medium	-0.8	-1.5	-3	μΑ	
			Low	-0.1	-0.3	-0.4	μА	
CS02	Isnk	Current Sink	High	2.5	7.5	14	μА	
			Medium	0.6	1.5	2.9	μА	
			Low	0.1	0.25	0.6	μА	
CS03	VСтн	Cap Threshold		_	0.8	_	mV	
CS04	VCTL	Cap Threshold		_	0.4	_	mV	
CS05	VCHYST	Cap Hysteresis	High	350	525	725	mV	
		(VCTH-VCTL)	Medium Low	250 175	375 300	500 \425	mV mV	

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 30-22: CAP SENSE OSCILLATOR





<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


## 31.0 ELECTRICAL SPECIFICATIONS (PIC16F/LF1938/39)

	_ // ~
Ambient temperature under bias40	% to +125%
Storage temperature	°C to +)150°C
Voltage on VDD with respect to Vss, PIC16F1938/39	0.3 <del>V to</del> +6.5V
Voltage on VCAP pin with respect to Vss, PIC16F1938/39	).3V to +4.0V
Voltage on VDD with respect to Vss, PIC16LF1938/39	0.3V to +4.0V
Voltage on MCLR with respect to Vss	).3V to +9.0V
	(VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of Vss pin, -40°C ≤ TA ≤ +85°C for industrial	340 mA
Maximum current out of Vss pin, -40°C ≤ Ta ≤ +125°C for extended	140 mA
Maximum current into VDD pin, -40°C ≤ TA ≤ +85°C for industrial	255 mA
Maximum current into VDD pin -40°C < TA < +125°C for extended	105 mA
Clamp current, Ik (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
<b>Note 1:</b> Power dissipation is calculated as follows: $RDIS = VDD \times \{IDD - \sum IOH\} + \sum \{(VDD - VOH) \times IO\}$	H $\}$ + $\Sigma$ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.







PIC16LF	1938/39		Standard Operating Conditions (unless otherwise stated)  Operating temperature  -40°C ≤ TA ≤ +85°C for industrial  -40°C ≤ TA ≤ +125°C for extended						
PIC16F1	938/39		Standard Operating Conditions (unless otherwise stated)  Operating temperature  -40°C ≤ TA ≤ +85°C for industrial  -40°C ≤ TA ≤ +125°C for extended						
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001 VDD Supply Voltage									
		PIC16LF1938/39	1.8 2.3	_	3.6 3.6	V <	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>NOTE 2</b> )		
D001		PIC16F1938/39	1.8 2.3	_	5.5 5.5	N/	FOSC ≤ 16 MHz: FOSC ≤ 32 MHz ( <b>NOTE 2</b> )		
D002* VDR RAM Data Retention Voltage <sup>(1)</sup>									
		PIC16LF1938/39	1.5	_	_/	VV	Device in Sleep mode		
D002*		PIC16F1938/39	1.7	-/		×	Device in Sleep mode		
	VPOR*	Power-on Reset Release Voltage	_	1.6	(-)	V			
	VPORR*	Power-on Reset Rearm Voltage							
		PIC16LF1938/39	_<	0,8	_	V	Device in Sleep mode		
		PIC16F1938/39	7	1,7	_	V	Device in Sleep mode		
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-6/7 -7 -7, %	<u></u>	4 4 6 6	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C		
			-8 -7 -8	_	4		4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C		
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy	-7 -8 -8 -9 -8	_ _ _ _	5 5 7 7 4 4	%	1.024V, VDD ≥ 1.8V, 85°C 1.024V, VDD ≥ 1.8V, 125°C 2.048V, VDD ≥ 2.5V, 85°C 2.048V, VDD ≥ 2.5V, 125°C 4.096V, VDD ≥ 4.75V, 85°C 4.096V, VDD ≥ 4.75V, 125°C		
D003B	VLCDFVR	Fixed Voltage Reference Voltage	-9	_	9	%	3.072V, VDD ≥ 3.6V, 85°C		
	1		•	ı	ı	ı			

These parameters are characterized but not tested.

Power-on Reset signal

Voltage Reference

for LGD Bias, Initial Accuracy

Temperature Coefficient, Fixed

VDD Rise Rate to ensure internal

Line Regulation, Fixed Voltage Ref-

Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

-130

0.270

9

ppm/°C

%/V

V/ms

-9.5

0.05

Note 1 This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.

D003C\*

D003D\*

D004\*

**TCV**FVR


ΔVFVR

**SV**DD

 $3.072\text{V, VDD} \geq 3.6\text{V, } 125^{\circ}\text{C}$ 

(POR)" for details.

See Section 6.1 "Power-on Reset



## 31.2 DC Characteristics: PIC16F/LF1938/39-I/E (Industrial, Extended)

PIC16LF1	1938/39	Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended								
PIC16F1938/39			Standard Operating	l Operation temperation	iture -	40°C ≤ TA	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended			
Param	Device	Min.	Typ†	Max.	Units		Conditions			
No.	Characteristics		.,,,,	muxi	· · · · · ·	VDD	Note			
Supply Current (IDD) <sup>(1, 2)</sup>										
D009	LDO Regulator	_	350	_	μΑ	_	HS, EC OR INTOSC/INTOSCIQ (8-16 MHz) Clock modes with all VCAP pins disabled			
		_	50	_	μΑ	_	All VCAP pins disabled			
		_	30	_	μΑ	_	VCAP enabled on RAO, RA5 or RA6			
		-	5	_	μΑ	_	LP Clock mode and Sleep (requires FVR and BOR to be disabled)			
D010		_	7.0	16	μΑ	1.8	FOSC = 32 KHZ			
		_	9.0	20	μΑ	3.0	LP Oscillator mode (Note 4), →0°C ≤ TA ≤ +85°C			
D010		1	24	40	μΑ	1.8	Fosc = 32 kHz			
		_	30	45	μΑ	3.0	$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $			
		_	32	50	μA	5.0				
D010A		_	7.0	_	/μ <b>A</b> / )	1.8	Fosc = 32 kHz			
		_	9.0	- <	) hA	3.0	LP Oscillator mode (Note 4) -40°C ≤ TA ≤ +125°C			
D010A		_	24	-	TµA)	1.8	Fosc = 32 kHz			
		_	30	7	μA	3.0	LP Oscillator mode (Note 4, 5) -40°C ≤ TA ≤ +125°C			
		_	32	7	, μΑ	5.0	1-40 C \( \) IA \( \) + 125 C			
D011			150	200	μΑ	1.8	Fosc = 1 MHz			
			270/	<b>3</b> 25	μА	3.0	XT Oscillator mode			
D011		+0	160	255	μΑ	1.8	Fosc = 1 MHz			
		1+	280	475	μΑ	3.0	XT Oscillator mode (Note 5)			
		17,	390	690	μΑ	5.0				
D012			430	495	μΑ	1.8	FOSC = 4 MHz			
		$\searrow$	750	1000	μΑ	3.0	XT Oscillator mode			
D012		7 —	450	645	μΑ	1.8	FOSC = 4 MHz			
		_	770	1100	μΑ	3.0	XT Oscillator mode (Note 5)			
Note 1:	The test conditions for	_	930	1320	μΑ	5.0	pro: OSC1 = oxtornal square wave from			

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-pall; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in  $k\Omega$ .

- 4: FVR and BOR are disabled.
- 5:  $0.1 \mu F$  capacitor on VCAP (RA0).
- 6: 8 MHz crystal oscillator with 4x PLL enabled.

## 31.2 DC Characteristics: PIC16F/LF1938/39-I/E (Industrial, Extended) (Continued)

PIC16LF	1938/39	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
PIC16F19	938/39		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended						
Param	Min			Max.	Units	Conditions			
No.	Characteristics		Тур†	max.		VDD	Note		
	Supply Current (IDD) <sup>(1,</sup>	2)							
D013		_	90	125	μА	1.8	Fosc = 500 kHz		
		_	170	200	μΑ	3.0	EC Oscillator Low-Power mode		
D013		_	100	180	μΑ	1.8	Fosc = 500 kHz		
		_	180	310	μΑ	3.0	EC Oscillator Low-Power mode (Note 5)		
		_	225	350	μΑ	5.0			
D014		_	450	650	μΑ	1.8	FOSC = 4 MHz		
		_	830	1100	μΑ	3.0 <	EC Ossillator mode Medium Power mode		
D014		_	475	735	μΑ	18	Fosc = 4 MHz		
		_	850	1200	μΑ	30	EG Öscillator mode (Note 5) Medium Power mode		
		_	980	1390	μΑ	5:0			
D015		_	5.3	7.3	nfiA(	3.0	Fosc = 32 MHz EC Oscillator High-Power mode		
		_	6.0	8.0	mA	3.6	Ţ		
D015		_	5.3	7.3	priA	3.0	Fosc = 32 MHz EC Oscillator High-Power mode (Note 5)		
		_	6.0	8.0	mA	5.0	, ,		
D016		_	5 <	12	μΑ	1.8	Fosc = 32 kHz LFINTOSC mode, 85°C		
		_	8	16	μΑ	3.0	,		
D016			21	35°	μΑ	1.8	FOSC = 32 kHz		
		-/	27	40	μΑ	3.0	LFINTOSC mode, 85°C (Note 5)		
		_/	28/	45	μΑ	5.0			

Note 1: The test conditions for all-ted measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainty a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula R = VDD/2REXT (mA) with REXT in kΩ.
- 4: FVR and BOR are disabled.
- 5: Q.1 μ capacitor on VCAP (RA0).
- 6: 8 MHz crystal oscillator with 4x PLL enabled.

## 31.2 DC Characteristics: PIC16F/LF1938/39-I/E (Industrial, Extended) (Continued)

PIC16LF	1938/39	Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
PIC16F19	938/39		1				ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended
Param	Device	Min.	Typ†	Max.	Units		Conditions
No.	Characteristics		.361			VDD	Note
D047	Supply Current (IDD)(1,	2)					
D017		_	130	175	μΑ	1.8	Fosc = 500 kHz
		_	190	250	μΑ	3.0	MFINTOSC mode
D017		_	150	250	μΑ	1.8	Fosc = 500 kHz
		_	210	345	μΑ	3.0	MFINTOSC mode (Note 5)
		_	270	425	μΑ	5.0	
D018		_	980	1300	μΑ	1.8	Fosc = 8 MHz
		_	1780	2000	μΑ	3.0	HFINTOSE mode
D018			1.0	1.48	mA	1.8	FOSO = 8 MHz
		_	1.8	2.2	mA	3.0//	HF)NTOSE mode (Note 5)
		_	2.0	2.8	mA	5.0	
D019		_	1.5	2	mA	1.8	FQ8C = 16 MHz
		_	2.8	3.5	mA	(3.0)	HFINTOSC mode
D019		_	1.7	2.23	m/A _	1.8	Fosc = 16 MHz
			2.9	4.3	mX	3.0	HFINTOSC mode (Note 5)
		_	3.1	4.6	mA/	5.0	
D020			410	550 <	μA	1.8	Fosc = 4 MHz EXTRC mode (Note 3, Note 5)
		_	710	950	<b>∑</b> μ <b>A</b>	3.0	EXTRC mode (Note 3, Note 3)
D020			430	695	μA	1.8	FOSC = 4 MHz
			/130/	1060	μΑ	3.0	EXTRC mode (Note 3, Note 5)
			860	1350	μΑ	5.0	
D021		1	5.3	7.3	mA	3.0	Fosc = 32 MHz HS Oscillator mode (Note 6)
		4/	)6,lo	8.0	mA	3.6	` ,
D021	_	77	5.3	7.3	mA	3.0	Fosc = 32 MHz HS Oscillator mode (Note 5, Note 6)
Note 1:	The test conditions for		6.0	8.0	mA	5.0	HS Oscillator mode (Note 5, Note 6)

- Note 1: The test conditions for all Npp measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all Vo pins trisstated, pulled to Vpp; MCLR = Vpp; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - 3: FoTRC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.
  - 4: FVR and BOR are disabled.
  - 5: 0.1 LF capacitor on VCAP (RA0).
  - 6:> 8 MHz crystal oscillator with 4x PLL enabled.

## 31.3 DC Characteristics: PIC16F/LF1938/39-I/E (Power-Down)

or.5 DC Characteristics. FIC 10F/EF 1930/39-1/E (FOWer-DOWII)										
PIC16LF1	038/30		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial							
IOIOLI I	330/33		-40 °C ≤ TA ≤ +125 °C for extended							
			Standard Operating Conditions (unless otherwise stated)							
PIC16F193	PIC16F1938/39				Operating temperature -40°C ≤ TA ≤ +85°C for industrial					
					Ι	-40°C ≤ TA ≤ +125°C for extended				
Param	Device Characteristics	Min.	Тур†	Max.	Max.	Units		Conditions		
No.				+85°C	+125°C	Onno	VDD	Note		
	Power-down Base Current	(IPD) <sup>(2)</sup>					$\wedge$			
D023		_	0.06	1	_	μА	_1.8	WDT, BOR, FVR, and T10SC		
		_	0.08	2	_	μА	8.07	disabled, all Peripherals Inactive		
D023		_	15	35	_	μA	1.8	WDT, BOR, FVR, and T1OSC		
		_	18	40	_	(µA)	<del>-3.0</del>	disabled, all Peripherals Inactive		
		_	19	45	-/-	Ay	5.0			
D024		1	0.5	6	+(	γA,	1.8	LPWDT Current (Note 1)		
			8.0	7	$\nearrow \neq \nearrow$	Just	3.0			
D024		-	16	35 /	$\langle \Rightarrow \rangle$	μΑ	1.8	LPWDT Current (Note 1)		
		_	19	40	$\langle \leftarrow \rangle$	μΑ	3.0			
		_	20	45	$\overline{}$	μΑ	5.0			
D025		_	8.5	23	<b>√</b> _	μΑ	1.8	FVR current		
			8.5	28>	_	μΑ	3.0			
D025		<b>–</b> /	> 32	50	_	μΑ	1.8	FVR current (Note 4)		
		$\prec$	/39	72	_	μΑ	3.0			
		$\overline{7}$	<70/	120	_	μΑ	5.0			
D026		$\overline{\overline{}}$	7.5	TBD	_	μΑ	3.0	BOR Current (Note 1)		
D026	_ \		34	57	_	μΑ	3.0	BOR Current (Note 1, Note 4)		
		$\mathcal{L}$	67	100	_	μΑ	5.0			
D027		<i>&gt;</i> -	0.6	5	_	μА	1.8	T1OSC Current (Note 1)		
		_	1.8	6	_	μΑ	3.0			
D027		_	16	35	_	μΑ	1.8	T1OSC Current (Note 1)		
	_ \\\ \	_	21	40	_	μΑ	3.0			
		_	25	45	_	μΑ	5.0			

\* These parameters are characterized but not tested.

Qata in Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

- 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
- 3: A/D oscillator source is FRC.
- 4: 0.1 μF capacitor on VCAP (RA0).

## 31.3 DC Characteristics: PIC16F/LF1938/39-I/E (Power-Down) (Continued)

PIC16LF1	938/39		Standard Operating Conditions (unless of Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +8$ $-40^{\circ}\text{C} \le \text{TA} \le +1$				$TA \le +85^{\circ}$		
PIC16F19	38/39			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
Param No.	Device Characteristics	Min.	Тур†	Max. +85°C	Max. +125°C	Units	VDD	Conditions	
	Power-down Base Current	(100)(2)					VDD	Note	
D028	Power-down base Current	(IPD); /	0.1	5	_	μА	1.8\	AXD Current (Note 1, Note 3), no	
D028			0.1	6		μΑ	3.0	conversion in progress	
D028		_	16	35	_	μΑ	4.8	AVD Current (Note 1, Note 3), no	
5020		_	21	40	_	μA	3.0	conversion in progress	
		_	25	50	_	(uA)	5.0		
D029		_	250	_		μÀ	1.8	A/D Current (Note 1, Note 3),	
		_	250	_	40	JuA 1	3.0	conversion in progress	
D029		_	280	_	7/	Just	1.8	A/D Current (Note 1, Note 3,	
		_	280	-/		μА	3.0	Note 4), conversion in progress	
		_	280	$\wedge$	<b>\</b>	μΑ	5.0		
D030		_	3.5	$\overline{z}$	$\nearrow$	μА	1.8	Cap Sense, Low Power mode	
		_	7	18	<i>&gt;</i> _	μА	3.0		
D030		_	17	38	_	μΑ	1.8	Cap Sense, Low Power mode	
			21	50	_	μΑ	3.0		
		74	/2/2	70	_	μΑ	5.0		
D031		7	\1/	_	_	μΑ	3.6	LCD Bias Ladder, Low-power	
			10		_	μΑ	3.6	LCD Bias Ladder, Medium-power	
			100	_		μΑ	3.6	LCD Bias Ladder, High-power	
D031		$\subseteq$	1	_	_	μΑ	5.0	LCD Bias Ladder, Low-power	
		<i>&gt;</i> -	10	_	_	μΑ	5.0	LCD Bias Ladder, Medium-power	
		_	100	_	_	μΑ	5.0	LCD Bias Ladder, High-power	

<sup>\*</sup> These parameters are characterized but not tested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

A/D oscillator source is FRC.

**4**: 0.1 μF capacitor on VCAP (RA0).

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## 31.4 DC Characteristics: PIC16F/LF1938/39-I/E

	DC CI	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended						
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions		
	VIL	Input Low Voltage							
		I/O PORT:							
D032		with TTL buffer	_	_	0.8	V	4.5V ≤ VDD ≤ 5.5V		
D032A			_	_	0.15 VDD	V	1.8V < VDD < 4.5V		
D033		with Schmitt Trigger buffer	_	_	0.2 VDD	V_\	2.0V ≤ VDD ≤ 5.5V		
		with I <sup>2</sup> C™ levels	_	_	0.3 VDD	N			
		with SMBus levels	_	_	0.8	M	2.7V ≤ VDD ≤ 5.5V		
D034		MCLR, OSC1 (RC mode) <sup>(1)</sup>	_	_	0.2 VDD	W	$\rightarrow$		
D034A		OSC1 (HS mode)	_	-	0.3 <b>V</b> ØD)	\ \ 			
	VIH	Input High Voltage				<b>\</b>			
		I/O ports:				>			
D040		with TTL buffer	2.0	— ( (	<u>}</u> )	V	$4.5V \leq V \text{DD} \leq 5.5V$		
D040A			0.25 V <sub>DD</sub> + 0.8			V	1.8V ≤ VDD ≤ 4.5V		
D041		with Schmitt Trigger buffer	0.8 VDD		_	V	$2.0V \le VDD \le 5.5V$		
		with I <sup>2</sup> C™ levels	0.7 VDD		_	V			
		with SMBus levels	2.1	$\uparrow \uparrow$	l	V	$2.7V \leq V \text{DD} \leq 5.5V$		
D042		MCLR	0.8 VQD	 	l	V			
D043A		OSC1 (HS mode)	0.7 VDD		l	V			
D043B		OSC1 (RC mode)	_0.9 VDD	1	1	٧	(Note 1)		
	lıL	Input Leakage Current <sup>(2)</sup>	$/ \wedge$						
D060		I/O ports	<b>/</b> /-	± 5	± 125	nA	Vss ≤ VPIN ≤ VDD, Pin at high- impedance @ 85°C		
				± 5	± 1000	nA	125°C		
D061		MCLR <sup>(3)</sup>	_	± 50	± 200	nA	Vss ≤ Vpin ≤ Vdd @ 85°C		
· ·	IPUR	Weak Pull up Current							
D070*			25 25	100 140	200 300	^	VDD = 3.3V, VPIN = VSS VDD = 5.0V, VPIN = VSS		
	Vol	Qutput Low Voltage <sup>(4)</sup>	25	140	300	μА	VDD = 5.0V, VPIN = VSS		
D080	VOL C	I/O ports	_	_	0.6	V	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V		
	X/QH	Qutput High Voltage <sup>(4)</sup>							
D090		VO ports	VDD - 0.7	_	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V		

**Legend:** TBD = To Be Determined

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.
  - 2: Negative current is defined as current sourced by the pin.
  - 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 4: Including OSC2 in CLKOUT mode.

## 31.4 DC Characteristics: PIC16F/LF1938/39-I/E (Continued)

	DC CI	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
		Capacitive Loading Specs on Output Pins							
D101*	COSC2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101A*	Cıo	All I/O pins	_	_	50	pF			
		VCAP Capacitor Charging							
D102		Charging current	_	200	_	μΑ			
D102A		Source/sink capability when charging complete	_	0.0	_	mA			

**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

## 31.5 Memory Programming Requirements

DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
		Program Memory Programming Specifications							
D110	VIHH	Voltage on MCLR/VPP/RE3 pin	8.0	_	9.0	V	(Note 3, Note 4)		
D111	IDDP	Supply Current during Programming	_	_	10	mA			
D112		VDD for Bulk Erase	2.7	1	V <sub>DD</sub> max.	>			
D113	VPEW	VDD for Write or Row Erase	VDD min.	1	V <sub>DD</sub> max.	1/2			
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	_	1	1.0	NA.			
D115	IDDPGM	Current on VDD during Erase/Write	_		3.6	mA			
		Data EEPROM Memory							
D116	ED	Byte Endurance	100K	$\leftarrow$	$\supset$	E/W	-40°C to +85°C		
D117	VDRW	VDD for Read/Write	VDD min. (		VDD max.	V			
D118	TDEW	Erase/Write Cycle Time	$\rightarrow$	4.0/	5.0	ms			
D119	TRETD	Characteristic Retention	40/	)	_	Year	Provided no other specifications are violated		
D120	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	TMV	10M	_	E/W	-40°C to +85°C		
		Program Flash Memory	$\triangleright$						
D121	EP	Cell Endurance	) 10K	_		E/W	-40°C to +85°C ( <b>Note 1</b> )		
D122	VPR	VDD for Read	VDD min.	_	V <sub>DD</sub> max.	V			
D123	Tıw	Self-timed Write Cycle Time		2	2.5	ms			
D124	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated		

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

<sup>2:</sup> Refer to Section 11.2 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

<sup>3:</sup> Required only if single-supply programming is disabled.

The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

### 31.6 Thermal Considerations

Standard Operating Conditions (unless otherwise stated)

Operating temperature -40°C ≤ TA ≤ +125°C

Operation	ig tomporata	1C -40 O 2 IA 2 1 IZO O			
Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θЈА	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package
			80	°C/W	28-pin SOIC package
			90	°C/W	28-pin SSOP package
			27.5	°C/W	28-pin UQEN 4x4mm package
			27.5	°C/W	28-pin QFN 6x6mm package
			47.2	°C/W	40-pin PDIP package
			46	°C/W	44-pin TQFR package
			24.4	°C/W <	44-pin QFW 8x8mm package
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package
			24	%CKW) 4	28₌pin SOIC package
			24	_`¢xý<	28-pin SSOP package
			24	~c/w/>	28-pin UQFN 4x4mm package
			24	°¢/\ <b>y</b> v	28-pin QFN 6x6mm package
			24.7	Ĵ¢/W	40-pin PDIP package
			14.5	°C/W	44-pin TQFP package
		<u> </u>	20/	°C/W	44-pin QFN 8x8mm package
TH03	TJMAX	Maximum Junction Temperature	√ 150°	°C	
TH04	PD	Power Dissipation	\ \ \	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	$\rightarrow$	W	PINTERNAL = IDD x VDD <sup>(1)</sup>
TH06	Pı/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	PDER	Derated Power	_	W	PDER = PDMAX (TJ - TA)/θJA <sup>(2)</sup>
Maria 4	1 1			and the section to the section of	

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature

**3:** T<sub>J</sub> = Junction Temperature

#### **Timing Parameter Symbology** 31.7

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS


Т			
F Frequency	Т	Time	
Lowercase letters (nn) and their meanings:			$\overline{}$

	(11)	
рр		
cc	CCP1	osc OSC1 \
ck	CLKOUT	rd RD \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
cs	CS	rw RD or WR
di	SDI	sc SCK
do	SDO	sc SCK ss SS
dt	Data in	t0 T06KI
io	I/O PORT	t1 T1CKI
mc	MCLR	w <sub>r</sub> \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	·	// \ /

Uppercase letters and their meanings:

S			
F	Fall	P	Period
Н	High	R	Rise
1	Invalid (High-impedance)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Valid
L	Low	$\rightarrow$ Z	High-impedance

#### LOAD CONDITIONS **FIGURE 31-5**:



### 31.8 AC Characteristics: PIC16F/LF1938/39-I/E




TABLE 31-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +125°C									
Param No.	Sym.	Characteristic	Min.	Турт	Max.	Units	Conditions			
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DÇ	<u> </u>	0.5	MHz	EC Oscillator mode (low)			
		$\rightarrow$	DC	<del>-</del>	4	MHz	EC Oscillator mode (medium)			
			DC	_	32	MHz	EC Oscillator mode (high)			
		Oscillator Frequency <sup>(1)</sup>	//-	32.768	_	kHz	LP Oscillator mode			
			0.1	_	4	MHz	XT Oscillator mode			
		((5)	1	_	4	MHz	HS Oscillator mode, VDD ≤ 2.7V			
			1	_	20	MHz	HS Oscillator mode, VDD > 2.7V			
			DC	_	4	MHz	RC Oscillator mode			
OS02	Tosc	External CLKIN Reriod (1)	27	_	8	μS	LP Oscillator mode			
			250	_	$\infty$	ns	XT Oscillator mode			
			50	_	$\infty$	ns	HS Oscillator mode			
	_		31.25	_	$\infty$	ns	EC Oscillator mode			
	_	Oscillator Period <sup>(1)</sup>	_	30.5	_	μS	LP Oscillator mode			
			250	_	10,000	ns	XT Oscillator mode			
	$\langle \langle \ \rangle$	<b>)</b> )	50	_	1,000	ns	HS Oscillator mode			
_		/	250	_	_	ns	RC Oscillator mode			
OS08 /	TCY	Instruction Cycle Time <sup>(1)</sup>	200	Tcy	DC	ns	Tcy = 4/Fosc			
OS04	7osH,	External CLKIN High,	2		_	μS	LP oscillator			
	TosL	External CLKIN Low	100	_	_	ns	XT oscillator			
L `			20			ns	HS oscillator			
OS05*	TosR,	External CLKIN Rise,	0		∞	ns	LP oscillator			
	TosF	External CLKIN Fall	0	_	$\infty$	ns	XT oscillator			
			0	_	$\infty$	ns	HS oscillator			

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

#### TABLE 31-2: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature  $-40^{\circ}C \le TA \le +125^{\circ}C$ Param Freq. Svm. Characteristic Min. Typ† Max. Units Conditions No. **Tolerance OS08** Internal Calibrated HFINTOSC **HFosc** ±2% 16.0 MHz  $0^{\circ}C \leq T_{A} \leq +60^{\circ}C$ ,  $V_{DD} \geq 2.5V$ Frequency(2) MHz  $+60^{\circ}$ C  $\leq$  TA  $\leq$   $+85^{\circ}$ C, VDD  $\geq$  2.5V  $\pm 2.5\%$ 16.0 -40°C≤ TA ≤+125°C ±5% 16.0 MHz MFosc Internal Calibrated MFINTOSC kHz  $0^{\circ}\text{C} \le \text{TA} \le +60^{\circ}\text{C}, \text{ VDD} \ge 2.5\text{V}$ OS08A ±2% 500 Frequency(2) ±2.5% >60°C ≤ Tx ≤ +85°C, VDD ≥ 2.5V 500 kH<sub>2</sub> ±5% 500 kHz √40%C ✓ TA ≤ +125°C OS10\* Tiosc st **HFINTOSC** 8 5 Wake-up from Sleep Start-up Time **MFINTOSC** 20 Wake-up from Sleep Start-up Time

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code.

  Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "QC" (no clock) for all devices.
  - 2: To ensure these oscillator frequency tolerances, Who and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.
  - 3: By design.

TABLE 31-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	Trc	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13*	$\Delta$ CLK	CLKOUT Stability (Jitter)	-0.25%	_	+0.25%	%	

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





TABLE 31-4: CLKOUT AND I/O TIMING PARAMETERS

		g Conditions (unless otherwise stated) ure $-40^{\circ}$ C $\leq$ TA $\leq$ $+125^{\circ}$ C					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ (1)	_	_	70	RS	VDD=3.3-5.0V
OS12	TosH2ckH	Fosc <sup>↑</sup> to CLKOUT <sup>↑</sup> (1)	_		72 /	ns	VQD = 3.3-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	_		20⁄	ns	>
OS14	TioV2ckH	Port input valid before CLKOUT <sup>(1)</sup>	Tosc + 200 ns		1	ns	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	_	50	λ0*	ns	VDD = 3.3-5.0V
OS16	TosH2ioI	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50			ns	VDD = 3.3-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20		<i>&gt;</i> _	ns	
OS18	TioR	Port output rise time <sup>(2)</sup>	_/_	40	72	ns	VDD = 1.8V
				> 15	32		VDD = 3.3-5.0V
OS19	TioF	Port output fall time <sup>(2)</sup>	((-))	28	55	ns	VDD = 1.8V
				15	30		VDD = 3.3-5.0V
OS20*	Tinp	INT pin input high or low time	<b>25</b>	_		ns	
OS21*	Tioc	Interrupt-on-change new input level time	25			ns	

<sup>\*</sup> These parameters are characterized but not tested.

2: Includes OSC2 in CLKOUT mode.

FIGURE 31-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

# FIGURE 31-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS




TABLE 31-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS


Standard Operating Conditions (unless otherwise stated)

Operating Temperature -40°C ≤ TA ≤ +125°C

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
30	TMCL	MCLR Pulse Width (low)	2 5	_	_	μS μS	VDD = 3.3-5V, 40°C to +85°C VDD = 3.3-5V			
31	TWDTLP	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10	18	27	ms	VDB = 3.3V-5V			
32	Tost	Oscillator Start-up Timer Period <sup>(1), (2)</sup>		1024	_	Tosç	(Note 3)			
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140 /	/ms				
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	ų <b>š</b>				
35	VBOR	Brown-out Reset Voltage	2.38 1.80	2.5 1.9	2.73	<b>→</b>	BORV=2.5V BORV=1.9V			
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	-40°C to +85°C			
37*	TBORDC	Brown-out Reset DC Response Time	1/	3	<u></u>	μS	VDD ≤ VBOR			

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: By design.
  - 3: Period of the slower clock.
  - **4:** To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 31-10: \(\sigma\) TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




#### TABLE 31-6: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	rd Operating on Temperatur		Inless otherwise ≤ +125°C	e stated)					
Param No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions
40*	Тт0Н	T0CKI High I	ulse Width No Prescaler		0.5 Tcy + 20	_		ns	
				With Prescaler	10	_	_	ns	
41*	TT0L	T0CKI Low F	T0CKI Low Pulse Width No Prescaler		0.5 Tcy + 20	_		ńs	
				With Prescaler	10	_	_ <	ns	Ť
42*	Тт0Р	T0CKI Period	d		Greater of: 20 or TCY + 40 N			ns	N = prescale value (2, 4,, 256)
45*	Тт1Н	1H T1CKI High Time	Synchronous, N	No Prescaler	0.5 Tcy + 20	$\overline{}$	1 FM	ns	
			Synchronous, with Prescaler		15			ns	
			Asynchronous		30 //		<del>\</del>	ns	
46*	TT1L	T1CKI Low Time	Synchronous, No Prescaler 0.5 Tcy +		0.5 Tcy + 20			ns	
			Synchronous, w	vith Prescaler	15	$\searrow$	_	ns	
			Asynchronous		(30))	_	_	ns	
47*	Тт1Р	T1CKI Input Period	Synchronous		Greater of: 30 or TCY + 40 N	_		ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	_	ns	
48	FT1		lator Input Frequabled by setting		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ed	lge to Timer	2 Tosc	_	7 Tosc	_	Timers in Sync mode

<sup>\*</sup> These parameters are characterized but not tested.

## FIGURE 31-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



## TABLE-31-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated)  Operating Temperature -40°C ≤ TA ≤ +125°C										
Param No.	Sym.	ym. Characteristic Min. Typ† Max. Units Conditions									
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_	_	ns				
			With Prescaler	20	_	_	ns				
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns				
			With Prescaler	20	-	-	ns				
CC03*	TccP	CCPx Input Period		3Tcy + 40 N	_	_	ns	N = prescale value (1, 4 or 16)			

These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25° curless otherwise stated. These parameters are for design guidance only and are not tasted

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### TABLE 31-8: PIC16F/LF1938/39 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated)  $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating temperature Param Svm. Characteristic Min. Typ† Max. Units Conditions No. AD01 NR Resolution 10 bit AD02 EIL Integral Error ±1.7 LSb **VREF = 3.0V** AD03 Differential Error **E**DL ±1 LSb No missing codes VREF = 3.0V AD04 **E**OFF Offset Error ±2.5 LSb VREF = 3.0¥ AD05 Egn Gain Error ±2.0 LSb VREF **=**/3.0V AD06 VREF Reference Voltage(3) 1.8 VDD ٧ = (VREF+ miqus VREF-) AD07 Full-Scale Range Vain Vss **V**REF Can go higher if external 0.01µF capacitor is AD08 ZAIN Recommended Impedance of Analog Voltage Source present on input pin.

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
  - 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 3: ADC VREF is from external VREF, VDD pin or FVREF, whichever is selected as reference input.
  - 4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

## TABLE 31-9: PIC16F/LF1938/39 A/D CONVERSION REQUIREMENTS


	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +125°C  Operating temperature -40°C ≤ TA ≤ +125°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD130*	TAD	A/D Clock Period A/D Internal RC Oscillator Period	1.0 1.0	— 1.6	9.0 6.0	μ <b>s</b> μ <b>s</b>	Tosc-based ADCS<1:0> = 11 (ADRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time)	_	11	-	TAD	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	_	5.0	_	μS				

- \* These parameters are characterized but not tested.
- † Data in Type column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: The ADRES register may be read on the following Tcy cycle.

ogy Inc. Preliminary

### FIGURE 31-12: PIC16F/LF1938/39 A/D CONVERSION TIMING (NORMAL MODE)



## FIGURE 31-13: PIC16F/LF1938/39 A/D CONVERSION TIMING (SLEEP MODE)



### **TABLE 31-10: COMPARATOR SPECIFICATIONS**

Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).

Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CM01	VIOFF	Input Offset Voltage	_	±7.5	±60	mV _	
CM02	VICM	Input Common Mode Voltage	0	_	Vdd	<i>y</i> >	
CM03	CMRR	Common Mode Rejection Ratio	_	50	_	dB/	$\rightarrow$
CM04	TRESP	Response Time	_	150	400 _	ns	Note 1
CM05	Тмс2оv	Comparator Mode Change to Output Valid*	_	_	10	) µS	
CM06	CHYSTER	Comparator Hysteresis	_	65		√mV	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

## TABLE 31-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS


Operating	Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).								
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments		
DAC01*	CLSB	Step Size <sup>(2)</sup>		VDD/32	_	V			
DAC02*	CACC	Absolute Accuracy	$\langle \rightarrow \rangle$	_	± 1/2	LSb			
DAC03*	CR	Unit Resistor Value (R)	$\triangleright$ _	TBD	_	Ω			
DAC04*	CsT	Settling Time <sup>(1)</sup>	_	_	10	μS			

These parameters are characterized but not tested.

**Legend:** TBD = To Be Determined

Note 1: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.


## FIGURE 31-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



## TABLE 31-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)  Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$								
Param. No.	Symbol	Characteristic	Characteristic		Max.	Units	Conditions	
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	_	80	ns		
		Clock high to data-out valid	1.8-5.5V	_	100 /	ns	$\supset$	
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	_	45	ns,		
		(Master mode)	1.8-5.5V	_	50	ņš		
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	- /	45	ns		
			1 9 5 5\/	\	50	nc		


## FIGURE 31-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




## TABLE 31-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS

	Standard Operating Conditions (xinless otherwise stated)  Operating Temperature -40°C ( TA < +125°C								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK ↓ (DT hold time)	10	_	ns				
US126	TCKL2DTL	Data-hold after CK ↓ (DT hold time)	15	_	ns				

DS41364D-page 469











FIGURE 31-19: SPI SLAVE MODE TIMING (CKE = 1)




**TABLE 31-14: SPI MODE REQUIREMENTS** 

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input		Tcy		_	ns	
SP71*	TscH	SCK input high time (Slave mode	e)	Tcy + 20	_	$\rightarrow$	nş	
SP72*	TscL	SCK input low time (Slave mode	)	Tcy + 20	_	$\angle$	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	CK edge	100	1/4		ns	
SP74*	TSCH2DIL, TSCL2DIL	Hold time of SDI data input to SC	time of SDI data input to SCK edge				ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	-	7,16>	25	ns	
			1.8-5.5V		25	50	ns	
SP76*	TDOF	SDO data output fall time		(7)	<sup>7</sup> 10	25	ns	
SP77*	TssH2DoZ	SS↑ to SDO output high-impeda	nce	10	_	50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5∜(	7)-	10	25	ns	
		(Master mode)	1.8-5.5V	<u> </u>	25	50	ns	
SP79*	TscF	SCK output fall time (Master mod	de)	_	10	25	ns	
SP80*	TscH2DoV,	SDO data output valid after	3.0-5.5V	_	_	50	ns	
	TscL2DoV	SCK edge	1.8-5,5V	_	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK edge		Tcy	_	_	ns	
SP82*	TssL2DoV	SDO data output valid after SS↓	SDO data output valid after SS√ edge		_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





© 2009 Microchip Technology Inc. Preliminary DS41364D-page 471

TABLE 31-15: I<sup>2</sup>C™ BUS START/STOP BITS REQUIREMENTS

Param No.	Symbol	Charac	teristic	Min.	Тур	Max.	Units	Conditions
SP90*	Tsu:sta	Start condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	_		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first
		Hold time	400 kHz mode	600	_	_		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_	(	$\triangleright$
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	- <sub>/</sub>	ns	
		Hold time	400 kHz mode	600	_	_ \		$\rangle$

<sup>\*</sup> These parameters are characterized but not tested.






TABLE 31-16: I<sup>2</sup>C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	THIGH	Clock high time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	1	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5TcY	I		
SP101*	TLOW	Clock low time	100 kHz mode	4.7	I	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	</td <td>) **</td> <td>Device must operate at a minimum of 10 MHz</td>	) **	Device must operate at a minimum of 10 MHz
			SSP module	1.5TcY			
SP102*	TR	SDA and SCL rise	100 kHz mode	_ /.	1000	∕ns ∕	
		time	400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall	100 kHz mode	$^{\vee}(\neq)$	250	ns	
		time	400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	<b></b>	I	ns	
			400 kHz mode	<b>&gt;</b> 0	0.9	μS	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250		ns	(Note 2)
		time	400 kHz mode	100	I	ns	
SP109*	TAA	Output valid from /	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	_	_	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
SP111	Св	Bus capacitive loadir	ng	_	400	pF	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast-mode (400 kHz) I<sup>2</sup>C™ bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 473


TABLE 31-17: CAP SENSE OSCILLATOR SPECIFICATIONS

Param. No.	Symbol	Characte	ristic	Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	-3	-8	-15	μΑ	
			Medium	-0.8	-1.5	-3	μΑ	
			Low	-0.1	-0.3	-0.4	μΑ	
CS02	Isnk	Current Sink	High	2.5	7.5	14	μΑ	$\wedge$
			Medium	0.6	1.5	2.9	μ <b>A</b> _	
			Low	0.1	0.25	0.6	μA\	
CS03	VСтн	Cap Threshold		_	0.8	_	/ ym	
CS04	VCTL	Cap Threshold		_	0.4	-/`,	MX	
CS05	VCHYST	Cap Hysteresis (VCTH-VCTL)	High Medium Low	350 250 175	525 375 300 <	725 500 425	mV mV	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





# 32.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

Graphs and charts are not available at this time.

© 2009 Microchip Technology Inc. **Preliminary** DS41364D-page 475

NOTES:

#### 33.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
  - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
  - MPASM™ Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK™ Object Linker/ MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debugger
  - MPLAB ICD 2
- · Device Programmers
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit™ 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

### 33.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit micro-controller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 33.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 33.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 33.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 33.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

#### 33.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

# 33.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows<sup>®</sup> 32-bit operating system were chosen to best make these features available in a simple, unified application.

#### 33.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 33.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

#### 33.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

## 33.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

#### 33.12 PICkit 2 Development Programmer

The PICkit™ 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC™ Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

### 33.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


#### 34.0 PACKAGING INFORMATION

#### 34.1 Package Marking Information


#### 28-Lead SPDIP



#### Example



#### 40-Lead PDIP



#### Example



#### 28-Lead QFN/UQFN



#### Example



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
By-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (a)
can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### **Package Marking Information (Continued)**

44-Lead QFN



28-Lead SOIC



28-Lead SSOP



44-Lead TQFP



Example




Example



Example



Example




#### 34.2 **Package Details**

The following sections give the technical details of the packages.

#### 28-Lead Skinny Plastic Dual In-Line (SP) - 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

#### 40-Lead Plastic Dual In-Line (P) - 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		40	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.250
Molded Package Thickness	A2	.125	_	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.590	_	.625
Molded Package Width	E1	.485	_	.580
Overall Length	D	1.980	_	2.095
Tip to Seating Plane	L	.115	_	.200
Lead Thickness	С	.008	_	.015
Upper Lead Width	b1	.030	_	.070
Lower Lead Width	b	.014	_	.023
Overall Row Spacing §	eВ	_	_	.700

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23 0.30 0.35			
Contact Length	L	0.50 0.55 0.70			
Contact-to-Exposed Pad	K	0.20	0.20 – –		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 485

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



 Units
 MILLIMETERS

 Dimension Limits
 MIN
 NOM
 MAX

 t Pitch
 E
 0.65 BSC

Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-152A Sheet 1 of 2

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 487

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Z		28		
Pitch	Ф		0.40 BSC		
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00 0.02 0.05			
Contact Thickness	A3	0.127 REF			
Overall Width	Е		4.00 BSC		
Exposed Pad Width	E2	2.55	2.65	2.75	
Overall Length	D		4.00 BSC		
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15 0.20 0.25			
Contact Length	L	0.30 0.40 0.50			
Contact-to-Exposed Pad	K	0.20	0.20		


#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-152A Sheet 2 of 2

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		44		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25 0.30 0.38			
Contact Length	L	0.30 0.40 0.50			
Contact-to-Exposed Pad	K	0.20 – –			

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	ETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

#### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**e:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Di	Dimension Limits		NOM	MAX		
Number of Pins	N		28			
Pitch	е		1.27 BSC			
Overall Height	А	-	-	2.65		
Molded Package Thickness	A2	2.05	-	_		
Standoff §	A1	0.10	_	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D		17.90 BSC			
Chamfer (optional)	h	0.25	_	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1		1.40 REF			
Foot Angle Top	ф	0°	_	8°		
Lead Thickness	С	0.18 – 0.33				
Lead Width	b	0.31 – 0.51				
Mold Draft Angle Top	α	5° – 15°				
Mold Draft Angle Bottom	β	5°	_	15°		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

© 2009 Microchip Technology Inc.

#### 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dimen	sion Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	_	_
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	-
Lead Thickness	С	0.09	-	0.25
Foot Angle	ф	0°	4°	8°
Lead Width	b	0.22	_	0.38

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

 $\label{eq:REF:Reference} \textbf{REF: Reference Dimension, usually without tolerance, for information purposes only.}$ 

Microchip Technology Drawing C04-073B

#### 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	}
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 493

#### 44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

# APPENDIX A: DATA SHEET REVISION HISTORY

#### **Revision A**

Original release (12/2008)

#### Revision B (04/2009)

Revised data sheet title; Revised Features section.

#### **Revision C (12/2009)**

Added PIC16L/LF1933/34. General updates.

# APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This discusses some of the issues in migrating from other  $PIC^{\scriptsize @}$  devices to the PIC16F193X/LF193X family of devices.

# B.1 PIC16F917 to PIC16F193X/LF193X TABLE B-1: FEATURE COMPARISON

Feature	PIC16F917	PIC16F1937
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	8K	8K
Max. SRAM (Bytes)	368	512
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Oscillator Modes	4	8
Brown-out Reset	Υ	Y
Internal Pull-ups	RB<7:0>	RB<7:0>
Interrupt-on-change	RB<7:4>	RB<7:0>
Comparator	2	2
AUSART/EUSART	1/0	0/1
Extended WDT	Y	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	30 kHz - 8 MHz	500 kHz - 32 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/3
Enhanced PIC16 CPU	N	Y
MSSP/SSP	0/1	1/0
LCD	Y	Y

**NOTES:** 

#### **INDEX**

A	Comparator174
A/D	Compare
Specifications	Crystal Operation
Absolute Maximum Ratings (PIC16F/LF1933)377	Digital-to-Analog Converter (DAC)
Absolute Maximum Ratings (PIC16F/LF1934/36/37) 409	EUSART Receive
Absolute Maximum Ratings (PIC16F/LF1938/39)441	EUSART Transmit
AC Characteristics	External RC Mode70
Industrial and Extended424, 456	Fail-Safe Clock Monitor (FSCM)
Industrial and Extended (PIC16F/LF1933)392	Generic I/O Port127
Load Conditions	Interrupt Logic91
ACKSTAT	LCD Bias Voltage Generation
ACKSTAT Status Flag	LCD Clock Generation
ADC	On-Chip Reset Circuit83
Acquisition Requirements	Peripheral Interrupt Logic92
Associated registers	PIC16F193X/LF193X 14, 22
Block Diagram	PWM (Enhanced)216
Calculating Acquisition Time163	Resonator Operation 69
Channel Selection	Timer0 187
Configuration154	Timer1 191
Configuring Interrupt158	Timer1 Gate
Conversion Clock	Timer2/4/6
Conversion Procedure	Voltage Reference151
Internal Sampling Switch (Rss) Impedance163	Voltage Reference Output Buffer Example 168
Interrupts	BORCON Register85
Operation	BRA
Operation During Sleep157	Break Character (12-bit) Transmit and Receive 307
Port Configuration	Brown-out Reset (BOR)85
Reference Voltage (VREF)	Specifications
Source Impedance	Timing and Characteristics 396, 428, 460
Special Event Trigger157	C
Starting an A/D Conversion	С
ADCON0 Register	C Compilers
ADCON1 Register	MPLAB C18476
ADDFSR	MPLAB C30476
ADDWFC	CALL
ADRESH Register40	CALLW
ADRESH Register (ADFM = 0)	Capacitive Sensing
ADRESH Register (ADFM = 1)162	Associated registers w/ Capacitive Sensing 323
ADRESL Register (ADFM = 0)161	Specifications
ADRESL Register (ADFM = 1)	Capture Module. See Enhanced Capture/Compare/
Alternate Pin Function127	PWM(ECCP)
Analog-to-Digital Converter. See ADC	Capture/Compare/PWM
ANSELA Register131	Capture/Compare/PWM (CCP)
ANSELB Register135	Associated Registers w/ Capture
ANSELD Register 142	Associated Registers w/ Compare
ANSELE Register145	Associated Registers w/ PWM
APFCON Register128	Capture Mode
Assembler	CCPx Pin Configuration
MPASM Assembler476	Compare Mode
B	CCPx Pin Configuration210 Software Interrupt Mode
В	•
BAUDCON Register298	Special Event Trigger
BF270, 272	Prescaler
BF Status Flag	PWM Mode
Block Diagram	Duty Cycle 213
Capacitive Sensing315, 316	Effects of Reset
Block Diagrams	Example PWM Frequencies and
(CCP) Capture Mode Operation 208	Resolutions, 20 MHZ214
ADC153	Example PWM Frequencies and
ADC Transfer Function164	Resolutions, 32 MHZ214
Analog Input Model164, 177	Example PWM Frequencies and
CCP PWM212	Resolutions, 8 MHz
Clock Source67	Operation in Sleep Mode
	Operation in Sieep wode215

Resolution	214	Associated Registers	. 126
System Clock Frequency Changes	215	Code Protection	
PWM Operation		Reading	. 114
PWM Overview		Writing	
PWM Period		Data Memory20	
PWM Setup		DC and AC Characteristics	
CCP1CON Register		DC Characteristics	
CCPR1H Register		Extended and Industrial (PIC16F/LF1933)	38.
<u> </u>		Extended and Industrial (PIC16F/LF1934/36/37)	
CCPTMPS0 Pagister		,	
CCPTMRS0 Register		Extended and Industrial (PIC16F/LF1938/39)	
CCPTMRS1 Register		Industrial and Extended (PIC16F/LF1933)	
CCPxAS Register		Industrial and Extended (PIC16F/LF1934/36/37)	
CCPxCON (ECCPx) Register		Industrial and Extended (PIC16F/LF1938/39)	
Clock Accuracy with Asynchronous Operation	296	Development Support	
Clock Sources		Device Configuration	
External Modes		Code Protection	
EC	68	Configuration Word	
HS		User ID6	
LP	68	Device Overview13,	, 109
OST	69	Digital-to-Analog Converter (DAC)	. 16
RC	70	Associated Registers	. 17
XT	68	Effects of a Reset	. 16
Internal Modes	71	Specifications	. 46
HFINTOSC	71	•	
Internal Oscillator Clock Switch Timing		E	
LFINTOSC		ECCP/CCP. See Enhanced Capture/Compare/PWM	
MFINTOSC		EEADR Registers	. 11:
Clock Switching		EEADRH Registers	
CMOUT Register		EEADRL Register	
CMxCON0 Register		EEADRL Registers	
CMxCON1 Register		EECON1 Register113,	
Code Examples	179	EECON2 Register	
•	150	EEDATH Register	
A/D Conversion		-	
Changing Between Capture Prescalers		EEDATL Register	. 124
Initializing PORTA		EEPROM Data Memory	11
Initializing PORTB		Avoiding Spurious Write	
Initializing PORTC		Write Verify	. 12.
Initializing PORTD		Effects of Reset	
Initializing PORTE		PWM mode	
Write Verify		Electrical Specifications (PIC16F/LF1933)	
Writing to Flash Program Memory	121	Electrical Specifications (PIC16F/LF1934/36/37)	
Comparator		Electrical Specifications (PIC16F/LF1938/39)	
Associated Registers	180	Enhanced Capture/Compare/PWM (ECCP)	
Operation	173	Enhanced PWM Mode	
Comparator Module	173	Auto-Restart	. 22
Cx Output State Versus Input Conditions	175	Auto-shutdown	. 22
Comparator Specifications401	1, 433, 465	Direction Change in Full-Bridge Output Mode	. 22
Comparators		Full-Bridge Application	. 22
C2OUT as T1 Gate	193	Full-Bridge Mode	. 22
Compare Module. See Enhanced Capture/Compare	re/	Half-Bridge Application	. 219
PWM (ECCP)		Half-Bridge Application Examples	. 22
CONFIG1 Register	62	Half-Bridge Mode	. 219
CONFIG2 Register		Output Relationships (Active-High and	
Core Registers		Active-Low)	. 21
CPSCON0 Register		Output Relationships Diagram	
		Programmable Dead Band Delay	
CPSCON1 Register  Customer Change Notification Service		Shoot-through Current	
_		Start-up Considerations	
Customer Support		Specifications	
Customer Support	503	Enhanced Mid-range CPU	
D		Enhanced Universal Synchronous Asynchronous	∠
			20.
DACCON0 (Digital-to-Analog Converter Control 0)		Receiver Transmitter (EUSART)	
Register		Errata	
DACCON1 (Digital-to-Analog Converter Control 1)		EUSART	. ∠ၓ
Register		Associated Registers	00
Data EEPROM Memory	113	Baud Rate Generator	. 300

12-bit Break Transmit and Receive	
Associated Registers   295   INDF Register39, 40, 41, 42, 43, 44, 45, 46, 47, 4   Transmit.   291   INDF Register39, 40, 41, 42, 43, 44, 45, 46, 47, 4   Indirect Addressing   Instruction Format.	
Receive	.8, 49, 51, 52 
Transmit	
Auto-Wake-up on Break 305 Baud Rate Generator (BRG) 299 Instruction Set. 1 Instruction Set. 299 Clock Accuracy 296 Receiver 292 ADDWF 34DDWF 34DDWF 35DDWF 3	364 367 367 367 367 367 367
Baud Rate Generator (BRG)   299	
Clock Accuracy	
Receiver         292         ADDWF           Setting up 9-bit Mode with Address Detect         294         ADDWFC           Transmitter         289         ANDUW           Baud Rate Generator (BRG)         ANDWF           Auto Baud Rate Detect         304         BRA           Baud Rate Error, Calculating         299         CALL           Baud Rates, Asynchronous Modes         301         CALLW           Formulas         300         LSLF           High Baud Rate Select (BRGH Bit)         299         LSRF           Synchronous Master Mode         308, 312         MOVF           Associated Registers         MOVIW           Receive         311         MOVLB           Transmit         309         MOVWI           Reception         310         OPTION           Transmission         308         RESET           Synchronous Slave Mode         SUBWFB         SUBWFB           Associated Registers         TRIS         BCF           Receive         313         BCF         TRIS           Receive         313         BCF         CCALL           ADDFSR         367         CLRW           Extended Instruction Set         ACALL	367 367 367 368
Setting up 9-bit Mode with Address Detect	367 367 368
Transmitter	367 367
Baud Rate Generator (BRG)	367 368
Auto Baud Rate Detect	368
Baud Rate Error, Calculating         299         CALL           Baud Rates, Asynchronous Modes         301         CALLW           Formulas         300         LSLF           High Baud Rate Select (BRGH Bit)         299         LSRF           Synchronous Master Mode         308, 312         MOVF           Associated Registers         MOVIW         MOVE           Receive         311         MOVB           Transmit         309         MOVWI           Reception         310         OPTION           Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL         CALL           ADDFSR         367         CLRF           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Detection         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation	
Baud Rates, Asynchronous Modes         301         CALLW           Formulas         300         LSLF           High Baud Rate Select (BRGH Bit)         299         LSRF           Synchronous Master Mode         308, 312         MOVF           Associated Registers         MOVIW           Receive         311         MOVLB           Transmit         309         MOVWI           Reception         310         OPTION           Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmitsion         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLRF           F         CLRW           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Operation         78         DECFSZ           Fail-Safe Operation         78         DECFSZ           Fail-Sa	369
Formulas	
High Baud Rate Select (BRGH Bit)   299	
Synchronous Master Mode         308, 312         MOVF           Associated Registers         MOVIW           Receive         311         MOVLB           Transmit         309         MOVWI           Reception         310         OPTION           Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL         CALL           ADDFSR         367         CLRF           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECF           Fail-Safe Operation         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORL	
Associated Registers  Receive	371
Receive         311         MOVLB           Transmit         309         MOVWI           Reception         310         OPTION           Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLR           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Clock Monitor         78         DECF           Fail-Safe Detection         78         DECF           Fail-Safe Operation         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW <td> 371</td>	371
Transmit         309         MOVWI           Reception         310         OPTION           Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL         CALL           ADDFSR         367         CLRF           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	372
Reception         310         OPTION           Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL         CALL           ADDFSR         367         CLRF           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Operation         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	372
Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL         CALL           ADDFSR         367         CLRF           F         CLRWDT         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Operation         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	373
Transmission         308         RESET           Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL         CALL           ADDFSR         367         CLRF           F         CLRWDT         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Operation         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	373
Synchronous Slave Mode         SUBWFB           Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLRF           CLRW         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Associated Registers         TRIS           Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLRF           CLRW         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Receive         313         BCF           Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLRF           CLRW         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Transmit         312         BSF           Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLRF           CLRW         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Reception         313         BTFSC           Transmission         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLRF           CLRW         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Transmission         312         BTFSS           Extended Instruction Set         CALL           ADDFSR         367         CLRF           F         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Extended Instruction Set         CALL           ADDFSR         367         CLRF           F         CLRWDT           Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
ADDFSR 367 CLRF  CLRW  CLRWDT  Fail-Safe Clock Monitor. 78 COMF  Fail-Safe Condition Clearing 78 DECF  Fail-Safe Detection 78 DECFSZ  Fail-Safe Operation 78 GOTO  Reset or Wake-up from Sleep 78 INCF  Firmware Instructions 363 INCFSZ  Fixed Voltage Reference (FVR)  Associated Registers 152 IORWF  Flash Program Memory 113 MOVLW	
Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Fail-Safe Clock Monitor         78         COMF           Fail-Safe Condition Clearing         78         DECF           Fail-Safe Detection         78         DECFSZ           Fail-Safe Operation         78         GOTO           Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	
Fail-Safe Clock Monitor       78       COMF         Fail-Safe Condition Clearing       78       DECF         Fail-Safe Detection       78       DECFSZ         Fail-Safe Operation       78       GOTO         Reset or Wake-up from Sleep       78       INCF         Firmware Instructions       363       INCFSZ         Fixed Voltage Reference (FVR)       IORLW         Associated Registers       152       IORWF         Flash Program Memory       113       MOVLW	
Fail-Safe Condition Clearing       78       DECF         Fail-Safe Detection       78       DECFSZ         Fail-Safe Operation       78       GOTO         Reset or Wake-up from Sleep       78       INCF         Firmware Instructions       363       INCFSZ         Fixed Voltage Reference (FVR)       IORLW         Associated Registers       152       IORWF         Flash Program Memory       113       MOVLW	
Fail-Safe Detection       78       DECFSZ         Fail-Safe Operation       78       GOTO         Reset or Wake-up from Sleep       78       INCF         Firmware Instructions       363       INCFSZ         Fixed Voltage Reference (FVR)       IORLW         Associated Registers       152       IORWF         Flash Program Memory       113       MOVLW	369
Fail-Safe Operation       78       GOTO         Reset or Wake-up from Sleep       78       INCF         Firmware Instructions       363       INCFSZ         Fixed Voltage Reference (FVR)       IORLW         Associated Registers       152       IORWF         Flash Program Memory       113       MOVLW	369
Reset or Wake-up from Sleep         78         INCF           Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	370
Firmware Instructions         363         INCFSZ           Fixed Voltage Reference (FVR)         IORLW           Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	370
Fixed Voltage Reference (FVR)         IORLW	370
Associated Registers         152         IORWF           Flash Program Memory         113         MOVLW	370
Flash Program Memory113 MOVLW	370
Flash Program Memory113 MOVLW	370
	372
Erasing118 MOVWF	
Modifying	
Writing	
FSR Register39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52  RETLW	
FVRCON (Fixed Voltage Reference Control) Register 152 RETURN	
· · · · · · · · · · · · · · · · · · ·	
RLF	
RRF	
A strandarda Cancara Tirring	
Acknowledge Sequence Timing	
Bus Collision SUBWF	
During a Repeated Start Condition278 SWAPF	376
During a Stop Condition279 XORLW	376
Effects of a Reset	376
I <sup>2</sup> C Clock Rate w/BRG281 INTCON Register	97
Master Mode Internal Oscillator Block	
Operation	
Reception	93, 425, 457
Start Condition Timing	
Transmission	163
Multi-Master Communication, Bus Collision Interrupt-On-Change	
TALL CONTROL OF THE C	503
Nault Nauton Nauton	503 147
De alabeta Di lafarra di ar (DAM Di)	503 147 149
Slave Mode  Read/Write Bit Information (R/W Bit)251  ADC	503 147 149

Associated registers w/ Interrupts		SSPSR Register	24
Configuration Word w/ Clock Sources		0	
Configuration Word w/ LDO			
TMR1		OPCODE Field Descriptions	
INTOSC Specifications		OPTION	
IOCBF Register		OPTION Register	
IOCBN Register		OSCCON Register	80
IOCBP Register	148	Oscillator	
L		Associated Registers	
	100 100	Oscillator Module	
LATA Register		EC	
LATB Register		HS	
LATD Register		INTOSC	
LATE Register	145	LP	
LCD	050	RC	
Associated Registers		XT	
Bias Voltage Generation		Oscillator Parameters	
Clock Source Selection		Oscillator Specifications	392, 424, 450
Configuring the Module		Oscillator Start-up Timer (OST)	207 400 404
Disabling the Module		Specifications	397, 429, 461
Frame Frequency		Oscillator Switching	70
Interrupts		Fail-Safe Clock Monitor	
LCDCON Register		Two-Speed Clock Start-up	
LCDPS Register		OSCSTAT Register	
Multiplex Types		OSCTUNE Register	02
Operation During Sleep Pixel Control		Р	
		P1A/P1B/P1C/P1D.See Enhanced Cap	oture/Compare/
Prescaler		PWM (ECCP)	•
Segment Enables		Packaging	
		Marking	
LCDCST Register		PDIP Details	·
LCDDATAx Registers		PCL and PCLATH	
LCDPS Register		PCL Register39, 40, 41, 42, 43, 44, 45,	
LP Bits	·	PCLATH Register39, 40, 41, 42, 43, 44,	
LCDREF Register		52	75, 76, 77, 76, 75, 51,
		PCON Register	40.80
LCDRL Register  LCDSEn Registers		PICSTART Plus Development Program	
Liquid Crystal Display (LCD) Driver		PIE1 Register	
Load Conditions		PIE2 Register	·
LSLF		PIE3 Register	,
LSRF		Pin Diagram	
LOIN		PIC16F1933/1936/1938, PICLF19	33/1936/1938
M		28-pin PDIP/SOIC/SSOP	
Master Synchronous Serial Port. See MSSP		PIC16F1933/1936/1938, PICLF19	
MCLR	86	28-pin QFN	
Internal		PICF1934/1937/1939, PICLF1934	
Memory Organization		44-pin QFN	
Data	26. 29	PICF1934/1937/1939, PICLF1934	
Program		44-pin TQFP	
Microchip Internet Web Site		PICF1934/1937/1939,PICLF1934/	
Migrating from other PIC Microcontroller Dev		40-pin PDIP	· · · · · · · · · · · · · · · · · · ·
MOVIW		Pinout Descriptions	
MOVLB		PIC16F193X/PIC16LF193X	
MOVWI	373	PIR1 Register	
MPLAB ASM30 Assembler, Linker, Librarian		PIR2 Register	
MPLAB ICD 2 In-Circuit Debugger		PIR3 Register	
MPLAB ICE 2000 High-Performance Univers		PORTA	
In-Circuit Emulator		ANSELA Register	
MPLAB Integrated Development Environmen		Associated Registers	
MPLAB PM3 Device Programmer		Configuration Word w/ PORTA	
MPLAB REAL ICE In-Circuit Emulator System		PORTA Register	
MPLINK Object Linker/MPLIB Object Libraria		Specifications	
MSSP		PORTA Register	
SPI Mode		PORTB	
SSPBUF Register		Additional Pin Functions	

Weak Pull-up	134	ADCON1 (ADC Control 1)	160
ANSELB Register		ADRESH (ADC Result High) with ADFM = 0)	
Associated Registers		ADRESH (ADC Result High) with ADFM = 1)	
Interrupt-on-Change		ADRESL (ADC Result Low) with ADFM = 0)	
P1B/P1C/P1D. See Enhanced Capture/C		ADRESL (ADC Result Low) with ADFM = 1)	
PWM+ (ECCP+)		ANSELA (PORTA Analog Select)	
Pin Descriptions and Diagrams		ANSELB (PORTB Analog Select)	
PORTB Register		ANSELD (PORTD Analog Select)	
PORTB Register		ANSELE (PORTE Analog Select)	
PORTC		APFCON (Alternate Pin Function Control)	
Associated Registers	139	BAUDCON (Baud Rate Control)	298
P1A. See Enhanced Capture/Compare/P		BORCON Brown-out Reset Control)	
(ECCP+)		CCPTMRS0 (PWM Timer Selection Control 0)	230
Pin Descriptions and Diagrams		CCPTMRS1 (PWM Timer Selection Control 1)	
PORTC Register		CCPxAS (CCPx Auto-Shutdown Control)	
Specifications		CCPxCON (ECCPx Control)	
PORTC Register		CMOUT (Comparator Output)	
PORTD		CMxCON0 (Cx Control)	
Additional Pin Functions		CMxCON1 (Cx Control 1)	
ANSELD Register	140	Configuration Word 1	
Associated Registers		Configuration Word 2	
P1B/P1C/P1D. See Enhanced Capture/C		CPSCON0 (Capacitive Sensing Control Register	
PWM+ (ECCP+)		CPSCON1 (Capacitive Sensing Control Register	,
Pin Descriptions and Diagrams		DACCON0	
PORTD Register		DACCON1	
PORTD Register		EEADRL (EEPROM Address)	124
PORTE		EECON1 (EEPROM Control 1)	
ANSELE Register		EECON2 (EEPROM Control 2)	
Associated Registers	146	EEDATH (EEPROM Data)	
Pin Descriptions and Diagrams		EEDATL (EEPROM Data)	
PORTE Register		FVRCON`	
PORTE Register		INTCON (Interrupt Control)	97
Power-Down Mode (Sleep)		IOCBF (Interrupt-on-Change Flag)	
Associated Registers		IOCBN (Interrupt-on-Change Negative Edge)	
Power-on Reset	84	IOCBP (Interrupt-on-Change Positive Edge)	148
Power-up Time-out Sequence		LATA (Data Latch PORTA)	
Power-up Timer (PWRT)		LATB (Data Latch PORTB)	
Specifications		LATC (Data Latch PORTC)	138
PR2 Register		LATD (Data Latch PORTD)	141
Precision Internal Oscillator Parameters	393, 425, 457	LATE (Data Latch PORTE)	145
Program Memory	23	LCDCON (LCD Control)	327
Map and Stack (PIC16F1933/LF1933,		LCDCST (LCD Contrast Control)	330
PIC16F1934/LF1934)	23, 29	LCDDATAx (LCD Data)33	31, 338
Map and Stack (PIC16F1936/LF1936,		LCDPS (LCD Phase)	
PIC16F1937/LF1937)	24, 29	LCDREF (LCD Reference Voltage Control)	329
Map and Stack (PIC16F1938/LF1938,		LCDRL (LCD Reference Voltage Control)	338
PIC16F1939/LF1939)	25, 29	LCDSEn (LCD Segment Enable)	331
Programming, Device Instructions		OPTION_REG (OPTION)	189
PSTRxCON Register	234	OSCCON (Oscillator Control)	80
PWM (ECCP Module)		OSCSTAT (Oscillator Status)	81
PWM Steering	226	OSCTUNE (Oscillator Tuning)	82
Steering Synchronization		PCON (Power Control Register)	89
PWM Mode. See Enhanced Capture/Compare	e/PWM 216	PCON (Power Control)	89
PWM Steering	226	PIE1 (Peripheral Interrupt Enable 1)	98
PWMxCON Register	233	PIE2 (Peripheral Interrupt Enable 2)	99
R		PIE3 (Peripheral Interrupt Enable 3)	100
		PIR1 (Peripheral Interrupt Register 1)	
RCREG		PIR2 (Peripheral Interrupt Request 2)	102
RCREG Register		PIR3 (Peripheral Interrupt Request 3)	
RCSTA Register		PORTA	
Reader Response		PORTB	
Read-Modify-Write Operations	363	PORTC	
Register		PORTD	
RCREG Register	304	PORTE	
Registers		PSTRxCON (PWM Steering Control)	234
ADCON0 (ADC Control 0)	159		

PWMxCON (Enhanced PWM Control)	233	T1GCON Register	200
RCSTA (Receive Status and Control)	297	T2CON Register 3	
Special Function, Summary	39	Thermal Considerations (PIC16F/LF1933)	
SRCON0 (SR Latch Control 0)		Thermal Considerations (PIC16F/LF1934/36/37)	
SRCON1 (SR Latch Control 1)		Thermal Considerations (PIC16F/LF1938/39)	
SSPADD (MSSP Address and Baud Rate,		Timer0	
I <sup>2</sup> C Mode)	286	Associated Registers	
SSPCON1 (MSSP Control 1)		Operation	
SSPCON2 (SSP Control 2)		Specifications	
SSPCON3 (SSP Control 3)		Timer1	
SSPMSK (SSP Mask)		Associated registers	
SSPSTAT (SSP Status)		Asynchronous Counter Mode	
STATUS		Reading and Writing	
T1CON (Timer1 Control)		Clock Source Selection	
,			
T1GCON (Timer1 Gate Control)		Interrupt	
TRISA (Tri-State PORTA)		Operation	
TRISB (Tri-State PORTB)		Operation During Sleep	
TRISC (Tri-State PORTC)		Oscillator	
TRISD (Tri-State PORTD)		Prescaler	
TRISE (Tri-State PORTE)		Specifications	), 462
TXCON		Timer1 Gate	
TXSTA (Transmit Status and Control)		Selecting Source	
WDTCON (Watchdog Timer Control)	111	TMR1H Register	
WPUB (Weak Pull-up PORTB)	136	TMR1L Register	191
RESET	373	Timer2	
Reset	83	Associated registers	206
Reset Instruction	86	Timer2/4/6	203
Resets	83	Associated registers	206
Associated Registers	90	Timers	
Revision History	493	Timer1	
•		T1CON	199
S		T1GCON	200
Shoot-through Current	225	Timer2/4/6	
Software Simulator (MPLAB SIM)	476	TXCON	205
SPBRG Register	41, 42	Timing Diagrams	
SPBRGH	299	A/D Conversion	2, 464
SPBRGL	299	A/D Conversion (Sleep Mode) 400, 432	<sup>2</sup> , 464
Special Event Trigger	157	Acknowledge Sequence	274
Special Function Registers (SFRs)	39	Asynchronous Reception	
SPI Mode (MSSP)		Asynchronous Transmission	290
Associated Registers	245	Asynchronous Transmission (Back to Back)	290
SPI Clock	241	Auto Wake-up Bit (WUE) During Normal Operation	
SR Latch	181	Auto Wake-up Bit (WUE) During Sleep	
Associated registers w/ SR Latch	185	Automatic Baud Rate Calibration	
SRCON0 Register		Baud Rate Generator with Clock Arbitration	
SRCON1 Register	184	BRG Reset Due to SDA Arbitration During Start	
SSPADD Register		Condition	277
SSPBUF Register		Brown-out Reset (BOR)396, 428	
SSPCON Register		Brown-out Reset Situations	
SSPCON1 Register		Bus Collision During a Repeated Start Condition	00
SSPCON2 Register		(Case 1)	278
SSPCON3 Register		Bus Collision During a Repeated Start Condition	210
SSPMSK Register		(Case 2)	278
SSPOV		Bus Collision During a Start Condition (SCL = 0)	
SSPOV Status Flag		· · · · · · · · · · · · · · · · · · ·	
SSPSTAT Register		Bus Collision During a Stop Condition (Case 1)	
R/W Bit		Bus Collision During a Stop Condition (Case 2)	
		Bus Collision During Start Condition (SDA only)	
Stack		Bus Collision for Transmit and Acknowledge	
Accessing		CLKOUT and I/O	
Reset		Clock Synchronization	
Stack Overflow/Underflow		Clock Timing	
STATUS Register		Comparator Output	173
SUBWFB	3/5	Enhanced Capture/Compare/PWM (ECCP)	
Т		5-il Sefe Cleek Manitan (FSCM)	
T1CON Register	39. 199	Fail-Safe Clock Monitor (FSCM)	/9
	งฮ. เฮฮ		

First Start Bit Timing	
Full-Bridge PWM Output	221
Half-Bridge PWM Output219,	225
I <sup>2</sup> C Bus Data406, 438,	470
I <sup>2</sup> C Bus Start/Stop Bits405, 437,	469
I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)	271
I <sup>2</sup> C Master Mode (7-Bit Reception)	
I <sup>2</sup> C Stop Condition Receive or Transmit Mode	
INT Pin Interrupt	
Internal Oscillator Switch Timing	
LCD Interrupt Timing in Quarter-Duty Cycle Drive	354
LCD Sleep Entry/Exit when SLPEN = 1 or CS = 00.	
PWM Auto-shutdown	
Firmware Restart	
PWM Direction Change	
PWM Direction Change at Near 100% Duty Cycle	
PWM Output (Active-High)	
PWM Output (Active-Low)	
Repeat Start Condition	
Reset Start-up Sequence	
Reset, WDT, OST and Power-up Timer 395, 427,	
Send Break Character Sequence	
SPI Master Mode (CKE = 1, SMP = 1) 403, 435,	
SPI Mode (Master Mode)	
SPI Slave Mode (CKE = 0)	
SPI Slave Mode (CKE = 1)	
Synchronous Reception (Master Mode, SREN)	
Synchronous Transmission	
Synchronous Transmission (Through TXEN)	
Timer0 and Timer1 External Clock 397, 429,	
Timer1 Incrementing Edge	195
Two Speed Start-up	77
Type-A in 1/2 Mux, 1/2 Bias Drive	343
Type-A in 1/2 Mux, 1/3 Bias Drive	345
Town A in 4/0 Many 4/0 Dine Daine	
Type-A in 1/3 Mux, 1/2 Bias Drive	347
Type-A in 1/3 Mux, 1/2 Bias Drive Type-A in 1/3 Mux, 1/3 Bias Drive	
•	349
Type-A in 1/3 Mux, 1/3 Bias Drive	349 351
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive	349 351 342
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive	349 351 342 344
Type-A in 1/3 Mux, 1/3 Bias Drive	349 351 342 344 346
Type-A in 1/3 Mux, 1/3 Bias Drive	349 351 342 344 346 348
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/2 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive	349 351 342 344 346 348 350
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/2 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive	349 351 342 344 346 348 350
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/2 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave)	349 351 342 344 346 348 350 352
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/2 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave)	349 351 342 344 346 348 350 352
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/2 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave)	349 351 342 344 346 350 352 466
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave)	349 351 342 344 346 350 352 466 465
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave)	349 351 342 344 346 350 352 466 465
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 102, 434, Wake-up from Interrupt Timing Diagrams and Specifications	349 351 342 344 346 350 352 466 465 108
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave)	349 351 342 344 346 350 352 466 465 108
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave)	349 351 342 344 346 350 352 466 465 108
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 455
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 455 471 470
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 455 471 470 469
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 348 350 352 466 465 108 457 471 470 469 39
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 348 350 352 466 465 108 457 471 470 469 39
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 455 471 470 469 39 39
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 455 471 470 469 39 9, 47
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 455 471 470 469 39 39 9, 47 376
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 471 470 469 39 39 39 376 130
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock 393, 425, Timing Parameter Symbology 391, 423, Timing Requirements 12C Bus Data 407, 439, 12C Bus Start/Stop Bits 406, 438, SPI Mode 405, 437, TMR0 Register TMR1H Register TMR1H Register TMR2 Register TMR2 Register TMR2 Register TRISA Register TRISA Register 40, TRISB	349 351 342 344 346 350 352 466 465 108 457 471 470 469 39 39 9, 47 376 130
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock	349 351 342 344 346 350 352 466 465 108 457 471 470 469 39 39 9, 47 376 130
Type-A in 1/3 Mux, 1/3 Bias Drive Type-A in 1/4 Mux, 1/3 Bias Drive Type-A/Type-B in Static Drive Type-B in 1/2 Mux, 1/2 Bias Drive Type-B in 1/2 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/3 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive Type-B in 1/4 Mux, 1/3 Bias Drive USART Synchronous Receive (Master/Slave) 402, 434, USART Synchronous Transmission (Master/Slave) 401, 433, Wake-up from Interrupt Timing Diagrams and Specifications PLL Clock 393, 425, Timing Parameter Symbology 391, 423, Timing Requirements 12C Bus Data 407, 439, 12C Bus Start/Stop Bits 406, 438, SPI Mode 405, 437, TMR0 Register TMR1H Register TMR1H Register TMR2 Register TMR2 Register TMR2 Register TRISA Register TRISA Register 40, TRISB	349 351 342 344 346 350 352 466 465 108 457 455 471 470 469 3,39 3,47 376 130 133 135 137

TRISD	140
TRISD Register	
TRISETRISE Register	
TRISE Register	
TXCON (Timer2/4/6) Register	
TXREG	
TXREG Register	
TXSTA Register42,	
BRGH Bit	299
U	
USART	
Synchronous Master Mode	
Requirements, Synchronous Receive402, 434,	466
Requirements, Synchronous Transmission	166
Timing Diagram, Synchronous Receive	400
402, 434,	466
Timing Diagram, Synchronous Transmission	
401, 433,	465
V	
VREF. SEE ADC Reference Voltage	
W	
Wake-up on Break	305
Wake-up Using Interrupts	
Watchdog Timer (WDT)	
Modes	
WCOL	
WCOL Status Flag	
WDTCON Register	
WPUB Register	
Write Protection	
WWW Address	
WWW, On-Line Support	. 11

NOTES:

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

#### CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
Fror	m: Name			
	•			
	·			
Δnn	Telephone: () lication (optional):	FAX: ()		
	ıld you like a reply? Y N			
	· · · · · · · · · · · · · · · · · · ·	Literature Number: DC41264D		
	ice: PIC16F193X/LF193X	Literature Number: DS41364D		
Que	estions:			
1.	What are the best features of this do	ocument?		
_		herdurare and coffugra development poods?		
۷.	now does this document meet your	hardware and software development needs?		
3.	Do you find the organization of this document easy to follow? If not, why?			
		•		
4.	What additions to the document do you think would enhance the structure and subject?			
5.	What deletions from the document of	could be made without affecting the overall usefulness?		
6. Is there any incorrect or misleading infor		information (what and where)?		
0.	is there any incorrect or misleading	information (what and where):		
7.	How would you improve this docum	ent?		
	· · ·			

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x /xx xxx	Examples:
Device	Temperature Range Pattern  PiC16F1933, PiC16LF1933, PiC16F1933T, PiC16LF1933T <sup>(1)</sup> PiC16F1934, PiC16LF1934, PiC16F1934T, PiC16LF1934T <sup>(1)</sup> PiC16F1936, PiC16LF1936, PiC16F1936T, PiC16LF1936T <sup>(1)</sup> PiC16F1937, PiC16LF1937, PiC16F1937T, PiC16LF1938T <sup>(1)</sup> PiC16F1938, PiC16LF1938, PiC16F1938T, PiC16LF1938T <sup>(1)</sup> PiC16F1939, PiC16LF1939, PiC16F1939T, PiC16LF1938T <sup>(1)</sup>	a) PIC16LF1937 - I/P = Industrial temp., Plastic DIP package, low-voltage VDD limits. b) PIC16F1934 - I/PT = Industrial temp., TQFP package, standard VDD limits. c) PIC16F1933 - E/ML = Extended temp., QFN package, standard VDD limits.
Temperature Range:	I = -40°C to +85°C E = -40°C to +125°C	
Package:	ML = Micro Lead Frame (QFN) MV = Micro Lead Frame (UQFN) 4x4 P = Plastic DIP PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP SS = SSOP	Note 1: F = Standard Voltage Range LF = Low Voltage Range 2: T = In tape and reel for QFN, TQFP, SOIC and SSOP packages only.
Pattern:	3-Digit Pattern Code for QTP (blank otherwise)	

© 2009 Microchip Technology Inc. Preliminary DS41364D-page 507



#### WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331