

# 512 × 9 Asynchronous FIFO

#### **Features**

- Asynchronous First-In First-Out (FIFO) Buffer Memories

  □ 512 × 9 (CY7C421)
- Dual-Ported RAM Cell
- High Speed 50 MHz Read and Write Independent of Depth and Width
- Low Operating Power: I<sub>CC</sub> = 35 mA
- Empty and Full Flags (Half Full Flag in Standalone)
- TTL Compatible
- Retransmit in Standalone
- Expandable in Width
- PLCC, 7 × 7 TQFP, 300-Mil Molded SOJ
- Pb-free Packages Available
- Pin Compatible and Functionally Equivalent to IDT7201, and AM7201

### **Functional Description**

The CY7C421 is a first-in first-out (FIFO) memory offered in 300-mil wide SOJ, TQFP & PLCC packages and it is 512 words by 9 bits wide. Each FIFO memory is organized such that the

data is read in the same sequential order that it was written. Full and empty flags are provided to prevent overflow and underflow. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel. This eliminates the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur <u>at</u> a rate of 50 MHz. The write operation oc<u>c</u>urs when the write ( $\overline{W}$ ) signal is LOW. Read occurs when read ( $\overline{R}$ ) goes LOW. The nine data outputs go to the high impedance state when  $\overline{R}$  is HIGH.

A Half Full  $(\overline{HF})$  output flag that is valid in the standalone and width expansion configurations is provided. In the depth expansion configuration, this pin provides the expansion out  $(\overline{XO})$  information that is used to tell the next FIFO that it is activated.

In the standalone and width expansion configurations, a LOW on the retransmit (RT) input causes the FIFO to retransmit the data. Read enable (R) and write enable (W) must both be HIGH during retransmit, and then R is used to access the data.

The CY7C421 is fabricated using an advanced 0.65-micron P-well CMOS technology. Input ESD protection is greater than 2000 V and latch up is prevented by careful layout and guard rings.


### **Selection Guide**

512 × 9	-15	-20
Frequency (MHz)	40	33.3
Maximum Access Time (ns)	15	20
I <sub>CC1</sub> (mA)	35	35

Cypress Semiconductor Corporation
Document Number: 38-06001 Rev. \*H



# **Logic Block Diagram**





### Contents

Pin Configurations	4
Pin Definitions	5
Maximum Ratings	6
Operating Range	6
Electrical Characteristics	6
Electrical Characteristics	6
Capacitance	6
AC Test Loads and Waveforms	
Switching Characteristics	8
Switching Waveforms	
Architecture	13
Dual-Port RAM	
Resetting the FIFO	13
Writing Data to the FIFO	
Reading Data from the FIFO	

Standalone/Width Expansion Modes	13
Depth Expansion Mode	
Use of the Empty and Full Flags	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	19
Units of Measure	19
Document History Page	20
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



# **Pin Configurations**

Figure 1. 32-pin PLCC/LCC (Top View)




Figure 2. 28-pin DIP (Top View)





Figure 3. 32-pln TQFP (Top View)





# **Pin Definitions**

Signal Name	Description	I/O	Function
W	Write Signal	I	Write into the FIFO
R	Read Signal	I	Read from the FIFO
D <sub>0</sub> –D <sub>8</sub>	Input Data	I	Data into the FIFO
Q <sub>0</sub> –Q <sub>8</sub>	Output Data	0	Data Out from the FIFO
XI	Expansion In	I	Cascaded: Connected to $\overline{\text{XO}}$ of pervious device Non-Cascaded: Connected to $\text{V}_{\text{CC}}$
XO	Expansion Out	0	Cascaded: Connected to $\overline{\text{XI}}$ of next device Non-Cascaded: Connected to $\text{V}_{\text{CC}}$
HF	Half Full Flag	0	Half-full flag: When HF is LOW, half of the FIFO is full.
FF	Full Flag	0	When FF is LOW, the FIFO is full.
EF	Empty Flag	0	When EF is LOW, the FIFO is empty.
MR	Master Reset	ı	FIFO Reset
RT	Retransmit	ı	Causes FIFO to retransmit the data
FL	First Load	I	Width expansion: Connected to $V_{CC}$ Depth expansion: when Gnd indicates that part is first to be loaded all others connected to $V_{CC}$
V <sub>CC</sub>	Power	I	Voltage Supply
GND	Ground	Ι	Ground



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.<sup>[1]</sup>

Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied ......-55 °C to +125 °C Supply Voltage to Ground Potential .....-0.5 V to +7.0 V DC Voltage Applied to Outputs in High Z State ......-0.5 V to +7.0 V DC Input Voltage .....-0.5 V to +7.0 V

Power Dissipation	1.0 W
Output Current, into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL–STD–883, Method 3015)	> 2000 V
Latch Up Current	> 200 mA

### **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>cc</sub>
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	–40 °C to +85 °C	5 V ± 10%

### **Electrical Characteristics**

Over the Operating Range

Dawawastaw	December	Test Conditions		All Speed Grades		Unit
Parameter	Description			Min	Max	Oilit
V <sub>OH</sub>	Output HIGH Voltage	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -2.0 mA		2.4	-	V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min, $I_{OL}$ = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		Commercial	2.0	V <sub>CC</sub>	V
			Industrial	2.2	V <sub>CC</sub>	
V <sub>IL</sub>	Input LOW Voltage			[3]	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-10	+10	μА
I <sub>OZ</sub>	Output Leakage Current	$\overline{R} \ge V_{IH}$ , GND $\le V_O \le V_{CC}$		-10	+10	μА
Ios	Output Short Circuit Current [4]	V <sub>CC</sub> = Max, V <sub>OUT</sub> = GND		_	-90	mA

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Condition	-15		-20		Unit	
raiailletei	Description	Test Condition	rest Conditions			Min	Max	Oilit
I <sub>CC</sub>	Operating Current	$V_{CC}$ = Max, $I_{OUT}$ = 0 mA,	Commercial	_	65	_	55	mΑ
		$f = f_{MAX}$	Industrial	_	100	_	90	
I <sub>CC1</sub>	Operating Current	$V_{CC}$ = Max, $I_{OUT}$ = 0 mA, $f$ = 20 MHz	Commercial	-	35	-	35	mA
I <sub>SB1</sub>	Standby Current	All Inputs = V <sub>IH</sub> Min	Commercial	_	10	_	10	mA
			Industrial	_	15	_	15	
I <sub>SB2</sub>	Power Down Current	All Inputs ≥ V <sub>CC</sub> – 0.2 V	Commercial	_	5	_	5	mA
			Industrial	_	8	_	8	

### Capacitance

Parameter [5]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 4.5 \text{V}$	6	pF
C <sub>OUT</sub>	Output Capacitance		6	pF

#### Notes

- Single Power Supply: The voltage on any input or I/O pin cannot exceed the power pin during power up.
   T<sub>A</sub> is the "instant on" case temperature.


- V<sub>IL(Min)</sub> = -2.0 V for pulse durations of less than 20 ns.
   For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
   Tested initially and after any design or process changes that may affect these parameters.

Document Number: 38-06001 Rev. \*H



### **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

OUTPUT

OUTPUT

200Ω

2 V



# **Switching Characteristics**

Over the Operating Range

Parameter [6]	Description	-	15	-2	20	11
Parameter 191	Description	Min	Max	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	25	_	30	-	ns
t <sub>A</sub>	Access Time	-	15	-	20	ns
t <sub>RR</sub>	Read Recovery Time	10	_	10	-	ns
t <sub>PR</sub>	Read Pulse Width	15	_	20	_	ns
t <sub>LZR</sub> <sup>[7]</sup>	Read LOW to Low Z	3	_	3	_	ns
t <sub>DVR</sub> [7, 8]	Data Valid after Read HIGH	5	_	5	_	ns
t <sub>HZR</sub> <sup>[7, 8]</sup>	Read HIGH to High Z	_	15	_	15	ns
t <sub>WC</sub>	Write Cycle Time	25	_	30	_	ns
t <sub>PW</sub>	Write Pulse Width	15	_	20	_	ns
t <sub>HWZ</sub> <sup>[7]</sup>	Write HIGH to Low Z	5	_	5	_	ns
t <sub>WR</sub>	Write Recovery Time	10	_	10	_	ns
t <sub>SD</sub>	Data Setup Time	8	_	12	_	ns
t <sub>HD</sub>	Data Hold Time	0	_	0	_	ns
t <sub>MRSC</sub>	MR Cycle Time	25	_	30	_	ns
t <sub>PMR</sub>	MR Pulse Width	15	_	20	_	ns
t <sub>RMR</sub>	MR Recovery Time	10	_	10	_	ns
t <sub>RPW</sub>	Read HIGH to MR HIGH	15	_	20	_	ns
t <sub>WPW</sub>	Write HIGH to MR HIGH	15	_	20	_	ns
t <sub>RTC</sub>	Retransmit Cycle Time	25	_	30	_	ns
t <sub>PRT</sub>	Retransmit Pulse Width	15	_	20	_	ns
t <sub>RTR</sub>	Retransmit Recovery Time	10	_	10	_	ns
t <sub>EFL</sub>	MR to EF LOW	_	25	_	30	ns
t <sub>HFH</sub>	MR to HF HIGH	-	25	_	30	ns
t <sub>FFH</sub>	MR to FF HIGH	-	25	_	30	ns
t <sub>REF</sub>	Read LOW to EF LOW	-	15	_	20	ns
t <sub>RFF</sub>	Read HIGH to FF HIGH	-	15	_	20	ns
t <sub>WEF</sub>	Write HIGH to EF HIGH	-	15	_	20	ns
t <sub>WFF</sub>	Write LOW to FF LOW	-	15	_	20	ns
t <sub>WHF</sub>	Write LOW to HF LOW	_	15	-	20	ns
t <sub>RHF</sub>	Read HIGH to HF HIGH	-	15	_	20	ns
t <sub>RAE</sub>	Effective Read from Write HIGH	-	15	_	20	ns
t <sub>RPE</sub>	Effective Read Pulse Width after EF HIGH	15	-	20	_	ns
t <sub>WAF</sub>	Effective Write from Read HIGH	_	15	-	20	ns
t <sub>WPF</sub>	Effective Write Pulse Width after FF HIGH	15	-	20	_	ns
t <sub>XOL</sub>	Expansion Out LOW Delay from Clock	_	15	-	20	ns
t <sub>XOH</sub>	Expansion Out HIGH Delay from Clock	_	15	_	20	ns

 <sup>6.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance, as in part (a) of Figure 4 on page 7, unless otherwise specified.
 7. t<sub>HZR</sub> transition is measured at +200 mV from V<sub>OL</sub> and -200 mV from V<sub>OH</sub>. t<sub>DVR</sub> transition is measured at the 1.5V level. t<sub>HWZ</sub> and t<sub>LZR</sub> transition is measured at ±100 mV from the steady state.
 8. t<sub>HZR</sub> and t<sub>DVR</sub> use capacitance loading as in part (b) of Figure 4 on page 7.



# **Switching Waveforms**

Figure 5. Asynchronous Read and Write




Figure 6. Master Reset





Figure 7. Half-full Flag



 $<sup>\</sup>label{eq:notes} \begin{array}{ll} \textbf{Notes} \\ \textbf{9.} & \overline{W} \text{ and } \overline{R} \geq V_{IH} \text{ around the rising edge of } \overline{MR}. \\ \textbf{10.} \ t_{MRSC} = t_{PMR} + t_{RMR}. \end{array}$ 



# Switching Waveforms (continued)

Figure 8. Last Write to First Read Full Flag




Figure 9. Last Read to First Write Empty Flag





Figure 10. Retransmit [11]



Notes 11.  $\overline{\mathsf{EF}}$ ,  $\overline{\mathsf{HF}}$  and  $\overline{\mathsf{FF}}$  may change state during retransmit as a result of the offset of the read and write pointers, but flags are valid at  $\mathsf{t}_{\mathsf{RTC}}$ .

<sup>12.</sup>  $t_{RTC} = t_{PRT} + t_{RTR}$ .



# **Switching Waveforms** (continued)

Figure 11. Empty Flag and Read Data Flow-through Mode






Figure 12. Full Flag and Write Data Flow-through Mode






# Switching Waveforms (continued)

Figure 13. Expansion Timing Diagrams





Note

<sup>13.</sup> Expansion Out of device 1 ( $\overline{XO}_1$ ) is connected to Expansion In of device 2 ( $\overline{XI}_2$ ).



#### Architecture

The CY7C421 FIFO consist of an array of 512 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (W, R, XI, XO, FL, RT, MR), and Full, Half Full, and Empty flags.

#### **Dual-Port RAM**

The dual-port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time required for data propagation through the memory, which is the case if memory is implemented using the conventional register array architecture.

#### Resetting the FIFO

<u>Upon</u> power up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the <u>FIFO</u> to enter the empty condition signified by the Empty flag (EF) being LOW, and both the <u>Half Full (HF)</u> and Full flags (FF) being HIGH. Read (R) and write (W) must be HIGH t<sub>RPW</sub>/t<sub>WPW</sub> before and t<sub>RMR</sub> after the rising edge of MR for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs are in the high impedance state.

#### Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH  $\overline{\text{FF}}$ . The falling edge of  $\overline{\text{W}}$  initiates a write cycle. Data appearing at the inputs  $(D_0-D_8)$   $t_{SD}$  before and  $t_{HD}$  after the rising edge of  $\overline{\text{W}}$  are stored sequentially in the FIFO.

The  $\overline{\text{EF}}$  LOW-to-HIGH transition occurs  $t_{WEF}$  after the first LOW-to-HIGH transition of  $\overline{W}$  for an empty FIFO.  $\overline{\text{HF}}$  goes LOW  $t_{WHF}$  after the falling edge of  $\overline{W}$  following the FIFO actually being Half Full. Therefore, the  $\overline{\text{HF}}$  is active after the FIFO is filled to half its capacity plus one word.  $\overline{\text{HF}}$  remains LOW while less than one half of total memory is available for writing. The LOW-to-HIGH transition of  $\overline{\text{HF}}$  occurs  $t_{RHF}$  after the rising edge of  $\overline{R}$  when the FIFO goes from half full +1 to half full.  $\overline{\text{HF}}$  is available in standalone and width expansion modes.  $\overline{\text{FF}}$  goes LOW  $t_{WFF}$  after the falling edge of  $\overline{W}$ , during the cycle in which the last available location is filled. Internal logic prevents FIFO overflow. Writes to a full FIFO are ignored and the write pointer is not incremented.  $\overline{\text{FF}}$  goes HIGH  $t_{RFF}$  after a read from a full FIFO.

#### Reading Data from the FIFO

The falling edge of  $\overline{R}$  initiates a read cycle provided  $\overline{EF}$  is not LOW. Data outputs  $(Q_0-Q_8)$  are in a high impedance condition between read operations ( $\overline{R}$  HIGH), when the FIFO is empty, or when the FIFO is not the active device in the depth expansion mode.

When one word is in the FIFO, the falling edge of  $\overline{R}$  initiates a HIGH-to-LOW transition of  $\overline{EF}$ . The rising edge of  $\overline{R}$  causes the data outputs to go to the high impedance state and remain such until a write is performed. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read  $t_{WFF}$  after a valid write.

The retransmit feature is beneficial when transferring packets of data. It enables the receiver to acknowledge receipt of data and retransmit, if necessary.

The Retransmit (RT) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to or less than the depth of the FIFO have occurred since the last MR cycle. A LOW pulse on RT resets the internal read pointer to the first physical location of the FIFO. R and W must both be HIGH for  $t_{PRT}$  and  $t_{RTR}$  after retransmit is asserted. With every read cycle after retransmit, the data from the first physical location of FIFO is read until the read pointer equals write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are also transmitted. Full depth of FIFO data can be repeatedly retransmitted.

#### Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding Expansion In (XI) and tying First Load (FL) to  $V_{CC}$ . FIFOs can be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputs from any device can be monitored.

#### **Depth Expansion Mode**

Depth expansion mode (see Figure 14 on page 14) is entered when, during a  $\overline{MR}$  cycle,  $\overline{Expansion}$  Out (XO) of one  $\overline{device}$  is connected to Expansion In  $(\overline{XI})$  of the next device, with  $\overline{XO}$  of the last device connected to  $\overline{XI}$  of the first device. In the depth expansion mode the First Load (FL) input, when grounded, indicates that this part is the first to be loaded. All other  $\overline{devices}$  must have this pin HIGH. To enable the correct FIFO,  $\overline{XO}$  is pulsed LOW when the last physical location of the previous FIFO is written to and pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one for write at any particular time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9. When expanding in depth, a composite FF must be created by ORing the FFs together. Likewise, a composite EF is created by ORing the EFs together. HF and RT functions are not available in depth expansion mode.



### Use of the Empty and Full Flags

To achieve maximum frequency, the flags must be valid at the beginning of the next cycle. However, because they can be updated by either edge of the read or write signal, they must be valid by one-half of a cycle. Cypress FIFOs meet this requirement.

The reason for why the flags should be valid by the next cycle is complex. The "effective pulse width violation" phenomenon can occur at the full and empty boundary conditions, if the flags are not properly used. The empty flag must be used to prevent reading from an empty FIFO and the full flag must be used to prevent writing into a full FIFO.

For example, consider an empty FIFO that is receiving read pulses. Because the FIFO is empty, the read pulses are ignored by the FIFO, and nothing happens. Next, a single word is written into the FIFO, with a signal that is asynchronous to the read signal. The (internal) state machine in the FIFO goes from empty to empty+1. However, it does this asynchronously with respect to the read signal, so that the effective pulse width of the read signal cannot be determined, because the state machine does not look at the read signal until it goes to the empty+1 state. Similarly, the minimum write pulse width may be violated by trying to write into a full FIFO, and asynchronously performing a read. The empty and full flags are used to avoid these effective pulse width violations, but to do this and operate at the maximum frequency, the flag must be valid at the beginning of the next cycle.

R W FF EF CY7C421 FI Vcc ΧI XO FULL EMPTY EF CY7C421 FL ΧI XO CY7C421 FL MR

\* FIRSTDEVICE


Figure 14. Depth Expansion



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C421-15AXC	51-85063	32-pin Thin Quad Flat Pack (Pb-free)	Commercial
20	CY7C421-20JXC	51-85002	32-pin Plastic Leaded Chip Carriers (Pb-free)	Commercial
	CY7C421-20VXC	51-85031	28-pin (300 Mils) Molded Small Outline J-Lead (Pb-free)	
	CY7C421-20JXI	51-85002	32-pin Plastic Leaded Chip Carrier (Pb-free)	Industrial


### **Ordering Code Definitions**





# **Package Diagrams**

Figure 15. 32-pin TQFP (7 × 7 × 1.0 mm) A3210 Package Outline, 51-85063




51-85063 \*D



## **Package Diagrams (continued)**

Figure 16. 32-pin PLCC (0.453 × 0.553 Inches) J32 Package Outline, 51-85002



51-85002 \*D




## **Package Diagrams (continued)**

### Figure 17. 28-pin SOJ (300 Mils) V28.3 (Molded SOJ V21) Package Outline, 51-85031

### NOTE :

- 1. JEDEC STD REF M□088
- 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
- 3. DIMENSIONS IN INCHES  $\overline{\text{MIN}}$



51-85031 \*E



# Acronyms

Acronym	Description
DIP	dual in-line package
FIFO	first-in first-out
I/O	input/output
LCC	leadless chip carrier
PLCC	plastic leaded chip carrier
RAM	random access memory
SOJ	small outline J-lead
TQFP	thin quad flat pack
TTL	transistor-transistor logic

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mm	millimeter			
mV	millivolt			
ns	nanosecond			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

ocument Title: CY7C421, 512 × 9 Asynchronous FIFO ocument Number: 38-06001					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	106462	SZV	07/11/01	Change from Spec Number: 38-00079 to 38-06001	
*A	122332	RBI	12/30/02	Updated Maximum Ratings (Added power up requirements).	
*B	383597	PCX	See ECN	Added Pb-Free Logo Updated Ordering Information (Added in Ordering Information: CY7C419–10JXC, CY7C419–15JXC, CY7C419-15VXC, CY7C421–10JXC, CY7C421–15AXC, CY7C421–20JXC, CY7C421–20VXC, CY7C425–10AXC, CY7C425–10JXC, CY7C425–15JXC, CY7C425–20JXC, CY7C425–20VXC CY7C429–10AXC, CY7C429–15JXC, CY7C429–20JXC, CY7C433–10AXC, CY7C433–10JXC, CY7C433–15JXC, CY7C433–20AXC, CY7C433–20JXC	
*C	2623658	VKN / PYRS	12/17/08	Updated Ordering Information (Added CY7C421-20JXI, removed CY7C419/25/29/33 from the ordering information table). Removed 26-Lead CerDIP, 32-Lead RLCC, 28-Lead molded DIP packages from the data sheet Removed Military Information	
*D	2714768	VKN / AESA	06/04/2009	Corrected defective Logic Block diagram, Pinouts, and Package diagrams	
*E	2896039	RAME	03/19/2010	Added Contents. Updated Ordering Information (Removed inactive parts from the data sheet) Updated Package Diagrams. Updated links in Sales, Solutions, and Legal Information	
*F	3110157	ADMU	12/14/2010	Added Ordering Code Definitions.	
*G	3324980	ADMU	07/26/2011	Updated title to read as "CY7C421, 512 × 9 Asynchronous FIFO". Updated Features. Updated Functional Description (Removed information about CY7C420/424/425/428/429/432/433). Updated Selection Guide (Removed speed bins -10, -25, -30, -40 and -65). Updated Electrical Characteristics (Removed speed bins -10, -25, -30, -40 and -65). Updated Switching Characteristics (Removed speed bins -10, -25, -30, -40 and -65). Updated Architecture (Removed information about CY7C420/424/425/428/429/432/433). Updated Package Diagrams. Added Acronyms and Units of Measure. Updated in new template.	
*H	3697624	SMCH	08/07/2012	Added Pin Definitions.  Updated Architecture (Updated Reading Data from the FIFO (description)).	



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

**PSoC Solutions** 

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2001-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331