

# 4-Mbit (256K words × 16 bit) Static RAM

#### **Features**

- High speed
  - $t_{AA} = 10 \text{ ns} / 15 \text{ ns}$
- Low active and standby currents
  - □ Active current: I<sub>CC</sub> = 38-mA typical
     □ Standby current: I<sub>SB2</sub> = 6-mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Pb-free 44-pin SOJ, 44-pin TSOP II, and 48-ball VFBGA packages

#### **Functional Description**

CY7C1041GN is high-performance CMOS fast static RAM Organized as 256K words by 16-bits.

Data writes are performed by asserting the Chip Enable  $(\overline{CE})$  and Write Enable (WE) inputs LOW, while providing the data on I/O $_0$  through I/O $_{15}$  and address on A $_0$  through A $_{17}$  pins. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O $_8$  through I/O $_{15}$  and BLE controls I/O $_0$  through I/O $_7$ .

Data reads are performed by asserting the Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O<sub>0</sub> through I/O<sub>15</sub>). Byte accesses can be performed by asserting the required byte enable signal  $(\overline{BHE})$  or  $\overline{BLE}$  to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signals (OE, BLE, BHE) are de-asserted

The logic block diagram is on page 2.


#### **Product Portfolio**

			Speed	Power Dissipation					
Product	Range	V Benge (V)	(ns)	Operating I <sub>CC</sub> , (mA)  f = f <sub>max</sub> Standby, I <sub>S</sub>		Standby I (mA)			
Froudet	Range	V <sub>CC</sub> Range (V)	10/15			SB2 (IIIA)			
			10/13	Typ <sup>[1]</sup>	Max	Typ <sup>[1]</sup>	Max		
CY7C1041GN18	Industrial	1.65 V-2.2 V	15	_	40	6	8		
CY7C1041GN30		2.2 V-3.6 V	10	38	45				
CY7C1041GN		4.5 V–5.5 V	10	38	45				

<sup>1.</sup> Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for a V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for a V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.



# Logic Block Diagram - CY7C1041GN





### Contents

Pin Configurations	4
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	6
Thermal Resistance	
AC Test Loads and Waveforms	6
Data Retention Characteristics	7
Data Retention Waveform	7
AC Switching Characteristics	8
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagrams	14
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	18



## **Pin Configurations**

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Package/Grade ID: BVXI  $^{[2,\ 3]}$ 




Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm) pinout, Package/Grade ID: BVJXI  $^{[2]}$ 





Figure 3. 44-pin TSOP II / 44-pin SOJ pinout [2]



- 2. NC pins are not connected internally to the die.
- Package type BVJXI is JEDEC compliant compared to package type BVXI. The difference between the two is that the higher and lower byte I/Os (I/O<sub>[7:0]</sub> and I/O<sub>[15:8]</sub> balls are swapped.



#### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ...... -55 °C to +125 °C Supply voltage 

DC voltage applied to outputs in HI-Z State  $^{[4]}$  ......–0.5 V to V $_{\rm CC}$  + 0.5 V

#### **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

DC input voltage [4]	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (in LOW state)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

#### **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

Davamatan	Description		T4 O			Unit		
Parameter	Desc	ription	Test Conditio	ns	Min	<b>Typ</b> <sup>[5]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	$V_{CC}$ = Min, $I_{OH}$ = $-0.1$ m	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 mA			_	V
	voltage	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 m	nA	2	_	_	
		2.7 V to 3.6 V	$V_{CC}$ = Min, $I_{OH}$ = -4.0 m	nA	2.2	_	_	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 m	nA	2.4	_	_	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -0.1 m	nA	$V_{CC} - 0.5^{[6]}$	_	_	
$V_{OL}$	Output LOW	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	1	_	_	0.2	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		_	_	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	_	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA	-	_	0.4		
V <sub>IH</sub>	Input HIGH voltage	1.65 V to 2.2 V	_	1.4	_	V <sub>CC</sub> + 0.2 <sup>[4]</sup>	V	
		2.2 V to 2.7 V	_	2	_	$V_{CC} + 0.3^{[4]}$		
		2.7 V to 3.6 V	_	2	_	$V_{CC} + 0.3^{[4]}$		
		4.5 V to 5.5 V	_		2.2	_	$V_{CC} + 0.5^{[4]}$	
V <sub>IL</sub>	Input LOW	1.65 V to 2.2 V	_		-0.2 <sup>[4]</sup>	_	0.4	V
	voltage	2.2 V to 2.7 V	_	-0.3 <sup>[4]</sup>	_	0.6		
		2.7 V to 3.6 V	_	-0.3 <sup>[4]</sup>	_	0.8		
		4.5 V to 5.5 V	_		-0.5 <sup>[4]</sup>	_	0.8	1
I <sub>IX</sub>	Input leakage c	urrent	$GND \le V_{IN} \le V_{CC}$		-1	_	+1	μА
I <sub>OZ</sub>	Output leakage	current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Ou	tput disabled	-1	_	+1	μА
I <sub>CC</sub>	Operating supp	ly current	$Max V_{CC}$ , $I_{QUT} = 0 mA$ ,	f = 100 MHz	-	38	45	mA
			CMOS levels f = 66.7 MH		_	_	40	1
I <sub>SB1</sub>	Automatic CE p current – TTL ir	oower-down nputs	$\begin{array}{l} \text{Max V}_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \text{ f} \end{array}$	= f <sub>MAX</sub>	_	-	15	mA
I <sub>SB2</sub>	Automatic CE p current – CMOS	oower-down S inputs	$\begin{array}{c} \text{Max V}_{\text{CC}}, \ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0 \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V or V}_{\text{IN}} \end{array}$		_	6	8	mA

<sup>4.</sup>  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 2 ns.

<sup>5.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for  $V_{CC}$  range of 2.2 V–3.6 V), and  $V_{CC}$  = 5 V (for  $V_{CC}$  range of 4.5 V–5.5 V),  $T_A$  = 25 °C.

<sup>6.</sup> This parameter is guaranteed by design and not tested.



## Capacitance


Parameter [7]	Description	Test Conditions	48-ball VFBGA	44-pin SOJ	44-pin TSOP II	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	10	10	10	pF
C <sub>OUT</sub>	I/O capacitance	$V_{CC} = V_{CC(typ)}$	10	10	10	pF

#### **Thermal Resistance**

Parameter [7]	Description	Test Conditions	48-ball VFBGA	44-pin SOJ	44-pin TSOP II	Unit
- 3/4	(junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer	31.35	55.37	68.85	°C/W
- 30	Thermal resistance (junction to case)	printed circuit board	14.74	30.41	15.97	°C/W

#### **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms [8]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	0.9	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3	3	V

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Full-device AC operation assumes a 100- $\mu$ s ramp time from 0 to  $V_{CC(min)}$  and a 100- $\mu$ s wait time after  $V_{CC}$  stabilization.




## **Data Retention Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1	_	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[9]}, \ V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$	-	8	mA
t <sub>CDR</sub> <sup>[10]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[9, 10]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10	ı	ns
		V <sub>CC</sub> < 2.2 V	15	_	ns

## **Data Retention Waveform**

Figure 5. Data Retention Waveform [9]



<sup>9.</sup> Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC~(min)} \ge 100~\mu s$ .

<sup>10.</sup> These parameters are guaranteed by design.



### **AC Switching Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter [11]	December 1	10	10 ns			11!4
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle			•	•	•	
t <sub>RC</sub>	Read cycle time	10	_	15	_	ns
t <sub>AA</sub>	Address to data	_	10	_	15	ns
t <sub>OHA</sub>	Data hold from address change	3	_	3	_	ns
t <sub>ACE</sub>	CE LOW to data [12]	_	10	_	15	ns
t <sub>DOE</sub>	OE LOW to data	_	4.5	_	8	ns
t <sub>LZOE</sub>	OE LOW to low impedance [13, 14]	0	_	0	_	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z [13, 14]	_	5	_	8	ns
t <sub>LZCE</sub>	CE LOW to low impedance [12, 13, 14]	3	_	3	_	ns
t <sub>HZCE</sub>	CE HIGH to HI-Z [12, 13, 14]	_	5	_	8	ns
t <sub>PU</sub>	CE LOW to power-up [12, 14, 15]	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down [12, 14, 15]	_	10	_	15	ns
t <sub>DBE</sub>	Byte enable to data valid	_	4.5	_	8	ns
t <sub>LZBE</sub>	Byte enable to low impedance [14]	0	_	0	_	ns
t <sub>HZBE</sub>	Byte disable to HI-Z [14]	_	6	_	8	ns
Write Cycle [1	5, 16]		•	-	•	•
t <sub>WC</sub>	Write cycle time	10	_	15	_	ns
t <sub>SCE</sub>	CE LOW to write end [12]	7	_	12	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	12	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	12	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	8	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low impedance [13, 14]	3	_	3	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z [13, 14]	_	5	_	8	ns
t <sub>BW</sub>	Byte Enable to write end	7	_	12	_	ns

<sup>11.</sup> Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 4 on page 6, unless specified otherwise.

<sup>12.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>13.</sup> t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, and t<sub>LZBE</sub> are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 4 on page 6. Transition is measured ±200 mV from steady state voltage.

<sup>14.</sup> These parameters are guaranteed by design and are not tested.

<sup>15.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>16.</sup> The minimum write cycle pulse width in Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be equal to sum of  $t_{\text{ND}}$  and  $t_{\text{HZWE}}$ .



## **Switching Waveforms**

Figure 6. Read Cycle No. 1 (Address Transition Controlled) [17, 18]





Figure 7. Read Cycle No. 2 (OE Controlled) [18, 19]



- Notes 17. The device is continuously selected,  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ .
- 18.  $\overline{\text{WE}}$  is HIGH for the read cycle.
- 19. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 (CE Controlled) [20, 21]





Figure 9. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [20, 21, 22]



<sup>20.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, \(\overline{CE} = V\_{IL}\), and \(\overline{BHE}\) or \(\overline{BLE} = V\_{IL}\). These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>21.</sup> Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

<sup>22.</sup> The minimum write cycle pulse width should be equal to sum of  $t_{SD}$  and  $t_{HZWE}$ .



### Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 (BLE or BHE Controlled) [23, 24] **ADDRESS** BHE/ WE t<sub>HZWE</sub> DATA<sub>IN</sub> VALID Figure 11. Write Cycle No. 4 ( $\overline{\text{WE}}$  Controlled)  $^{[23,\ 24,\ 25]}$  $t_{\text{WC}}$  $t_{SCE}$  $t_{AW}$  $t_{SA}$  $t_{PWE}$  $t_{BW}$  $t_{HD}$  $t_{SD}$ NOTE 26 DATA I/O DATA IN VALID

#### Notes

- 23. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates
- 24. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$ , or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .
- 25. Data I/O is high impedance if  $\overline{\text{OE}}$  = V<sub>IH</sub>.

**ADDRESS** 

CE<sub>1</sub>

WE

OE

BHE/BLE

26. During this period the I/Os are in output state. Do not apply input signals.



## **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	X <sup>[27]</sup>	X <sup>[27]</sup>	X <sup>[27]</sup>	X <sup>[27]</sup>	HI-Z	HI-Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data out	HI-Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	HI-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	HI-Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	HI-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	HI-Z	HI-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )


Notes 27. The input voltage levels on these pins should be either at  $\rm V_{IH}$  or  $\rm V_{IL}.$ 



## **Ordering Information**

ţ	Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
	10	2.2 V-3.6 V	CY7C1041GN30-10ZSXI	51-85087	44-pin TSOP II	Industrial
			CY7C1041GN30-10BVXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm)	
			CY7C1041GN30-10BVJXI	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm), JEDEC Compatible	
		4.5 V–5.5 V	CY7C1041GN-10ZSXI		44-pin TSOP II	

#### **Ordering Code Definitions**





### **Package Diagrams**

Figure 12. 44-pin TSOP II (Z44) Package Outline, 51-85087






Figure 13. 44-pin SOJ (400 Mils) Package Outline, 51-85082






## Package Diagrams (continued)

Figure 14. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
ŌĒ	output enable		
SRAM	static random-access memory		
TSOP	thin small outline package		
TTL	transistor-transistor logic		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure			
°C	Degrees Celsius			
MHz	megahertz			
μΑ	microamperes			
μS	microseconds			
mA	milliamperes			
mm	millimeters			
ns	nanoseconds			
Ω	ohms			
%	percent			
pF	picofarads			
V	volts			
W	watts			



# **Document History Page**

Document Title: CY7C1041GN, 4-Mbit (256K words × 16 bit) Static RAM Document Number: 001-95413						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	5074414	NILE	01/06/2016	New data sheet.		
*A	5082573	NILE	01/12/2016	Updated Logic Block Diagram – CY7C1041GN. Updated Ordering Information: Updated part numbers.		
*B	5120171	VINI	02/01/2016	Updated Logic Block Diagram – CY7C1041GN.		



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive
Clocks & Buffers
Interface

**Lighting & Power Control** 

Memory PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

#### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331