

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

## GENERAL DESCRIPTION

The 3885 group is the 8-bit microcomputer based on the 740 family core technology.

The 3885 group is designed for Keyboard Controller for the note book PC.

The multi-master I<sup>2</sup>C-bus interface can be added by option.

## FEATURES

<Microcomputer mode>

- Basic machine-language instructions ..... 71
- Minimum instruction execution time ..... 0.5 μs (at 8 MHz oscillation frequency)
- Memory size
  - ROM ..... 32K to 60K bytes
  - RAM ..... 1024 to 2048 bytes
- Programmable input/output ports ..... 72
- Software pull-up transistors ..... 8
- Interrupts ..... 22 sources, 16 vectors
- Timers ..... 8-bit X 4
- Watchdog timer ..... 16-bit X 1
- PWM output ..... 14-bit X 2
- Serial I/O ..... 8-bit X 1 (UART or Clock-synchronized)
- Multi-master I<sup>2</sup>C bus interface (option) ..... 1 channel
- LPC interface ..... 2 channels
- Serialized IRQ ..... 3 factor
- A-D converter ..... 10-bit X 8 channels
- D-A converter ..... 8-bit X 2 channels

- Comparator circuit ..... 8 channels
- Clock generating circuit ..... Built-in 2 circuits (connect to external ceramic resonator or quartz-crystal oscillator)
- Power source voltage ..... 3.0 to 3.6 V
- Power dissipation
  - In high-speed mode ..... 20 mW (at 8 MHz oscillation frequency, at 3.3 V power source voltage)
  - In low-speed mode ..... 330 mW (at 32 kHz oscillation frequency, at 3.3 V power source voltage)
- Operating temperature range ..... -20 to 85°C


## <Flash memory mode>

- Supply voltage ..... VCC = 3.3 ± 0.3V
- Program/Erase voltage ..... VPP = 5.0 V ± 10 %
- Programming method ..... Programming in unit of byte
- Erasing method
  - Parallel I/O mode
  - CPU reprogramming mode
- Program/Erase control by software command
- Number of times for programming/erasing ..... 100
- Operating temperature range (at programming/erasing) ..... Room temperature

## APPLICATION

Note book PC

## PIN CONFIGURATION (TOP VIEW)



Package type : 80P6Q-A

Fig. 1 Pin configuration

**FUNCTIONAL BLOCK DIAGRAM (Package : 80P6Q-A)**




Fig. 2 Functional block diagram

## PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Functions	
			Function except a port function
VCC, VSS	Power source	•Apply voltage of 3.0 V $\pm$ 10 % to Vcc, and 0 V to Vss.	
CNVSS	CNVss input	•Connected to VSS. •In the flash memory version, this pin functions as the VPP power source input pin.	
VREF	Reference voltage	•Reference voltage input pin for A-D and D-A converters.	
AVSS	Analog power source	•Analog power source input pin for A-D and D-A converters. •Connect to VSS.	
$\overline{\text{RESET}}$	Reset input	•Reset input pin for active "L".	
XIN	Clock input	•Input and output pins for the clock generating circuit. •Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency.	
XOUT	Clock output	•When an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.	
P00–P07	I/O port P0	•8-bit I/O port. •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level. •CMOS 3-state output structure or N-channel open-drain output structure.	
P10–P17	I/O port P1	•8-bit I/O port. •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level. •CMOS 3-state output structure or N-channel open-drain output structure.	
P20/CMPREF	I/O port P2	•8-bit I/O port. •I/O direction register allows each pin to be individually programmed as either input or output.	•Comparator reference power source input pin
P21–P27		•CMOS compatible input level. •CMOS 3-state output structure. •P24 to P27 (4 bits) are enabled to output large current for LED drive.	
P30/PWM00 P31/PWM10	I/O port P3	•8-bit I/O port. •I/O direction register allows each pin to be individually programmed as either input or output. •CMOS compatible input level. •CMOS 3-state output structure.	•Key-on wake-up input pins •Comparator input pins •PWM output pins
P32–P37		•These pins function as key-on wake-up and comparator input. •These pins are enabled to control pull-up.	•Key-on wake-up input pins •Comparator input pins

Table 2 Pin description (2)

Pin	Name	Functions	Function except a port function
P40/XCOUT P41/XCIN	I/O port P4	<ul style="list-style-type: none"> <li>•8-bit I/O port with the same function as port P0</li> <li>&lt;Input level&gt;</li> <li>CMOS compatible input level</li> <li>&lt;Output level&gt;</li> <li>P40, P41 : CMOS 3-state output structure</li> <li>P42-P47 : CMOS 3-state output structure or N-channel open-drain output structure</li> <li>•Each pin level of P42 to P46 can be read even in output port mode.</li> </ul>	•Sub-clock generating circuit I/O pins (Connect a resonator.)
P42/INT0 P43/INT1			•Interrupt input pins
P44/RxD P45/TxD P46/SCLK			•Serial I/O function pins
P47/SRDY /CLKRUN			•Serial I/O function pins •Serialized IRQ function pin
P50/INT5 P51/INT20 P52/INT30 P53/INT40	I/O port P5	<ul style="list-style-type: none"> <li>•8-bit I/O port with the same function as port P0</li> <li>•CMOS compatible input level</li> <li>•CMOS 3-state output structure</li> </ul>	•Interrupt input pins
P54/CNTR0 P55/CNTR1			•Timer X, timer Y function pins
P56/DA1/PWM01 P57/DA2/PWM11			•D-A converter output pins •PWM output pins
P60/AN0-P67/AN7	I/O port P6	<ul style="list-style-type: none"> <li>•8-bit I/O port with the same function as port P0</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> </ul>	•A-D converter output pins
P70 P71 P72	I/O port P7	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port with the same function as port P0</li> <li>&lt;Input level&gt;</li> <li>P70-P75 : CMOS compatible input level or TTL compatible input level</li> <li>P76, P77 : CMOS compatible input level or SMBUS input level in the I<sup>2</sup>C-BUS interface function,</li> <li>&lt;Output structure&gt;</li> <li>N-channel open-drain output structure</li> <li>•Each pin level of P70 to P75 can be read even in output port mode.</li> </ul>	•Interrupt input pins
P73/INT21 P74/INT31 P75/INT41			•I <sup>2</sup> C-BUS interface function pins
P76/SDA P77/SCL			•LPC interface function pins
P80/LAD0 P81/LAD1 P82/LAD2 P83/LAD3 P84/LFRAME P85/LRESET P86/LCLK	I/O port P8	<ul style="list-style-type: none"> <li>•8-bit CMOS I/O port with the same function as port P0</li> <li>•CMOS compatible input level.</li> <li>•CMOS 3-state output structure.</li> </ul>	•LPC interface function pins
P87/SERIRQ			•Serialized IRQ function pin

**PART NUMBERING**




Fig. 3 Part numbering

**GROUP EXPANSION**

Mitsubishi plans to expand the 3885 group as follows.

**Packages**

80P6Q-A ..... 0.5 mm-pitch plastic molded LQFP

**Memory Type**

Support for mask ROM, flash memory version.

**Memory Size**

ROM size ..... 32 K to 60 K bytes

RAM size ..... 1024 to 2048 bytes




Fig. 4 Memory expansion plan

Table 3 Products plan list

As of May 2002

Product name	(P) ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38857M8-XXXHP	32768 (32638)	1024	80P6Q-A	Mask ROM version
M38858MC-XXXHP	49152 (19022)	1536		
M38859M8-XXXHP	32768 (32638)	2048		Flash memory version
M38859FFHP	61440	2048		

**FUNCTIONAL DESCRIPTION  
CENTRAL PROCESSING UNIT (CPU)**

The 3885 group uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 Family instructions are as follows:

- The FST and SLW instructions cannot be used.
- The STP, WIT, MUL, and DIV instructions can be used.

**[Accumulator (A)]**

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

**[Index Register X (X)]**

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

**[Index Register Y (Y)]**

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

**[Stack Pointer (S)]**

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 7.

Store registers other than those described in Figure 7 with program when the user needs them during interrupts or subroutine calls.

**[Program Counter (PC)]**

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig. 5 740 Family CPU register structure






Fig. 6 Register push and pop at interrupt generation and subroutine call

Table 4 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack
Accumulator	PHA	PLA
Processor status register	PHP	PLP

### [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

•Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

•Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

•Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

•Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC

•Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

•Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

•Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

•Bit 7: Negative flag (N)


The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 5 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	–	SEI	SED	–	SET	–	–
Clear instruction	CLC	–	CLI	CLD	–	CLT	CLV	–

**[CPU Mode Register (CPUM)] 003B16**

The CPU mode register contains the stack page selection bit, etc.  
 The CPU mode register is allocated at address 003B16.



**Fig. 7 Structure of CPU mode register**

## MEMORY

### RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

### ROM

ROM is used for program code and data table storage. The first 128 bytes and the last 2 bytes of ROM are reserved for device testing code and the rest is user area. Programming/Erasing of the reserved ROM area is possible in the flash memory version.

### Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

### Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

### Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

### Special Function Register (SFR) Area

The special function register area contains the control registers such as I/O ports, timers, serial I/O, etc.




Fig. 8 Memory map diagram

0000 <sub>16</sub>	Port P0 (P0)	0020 <sub>16</sub>	Prescaler 12 (PRE12)
0001 <sub>16</sub>	Port P0 direction register (P0D)	0021 <sub>16</sub>	Timer 1 (T1)
0002 <sub>16</sub>	Port P1 (P1)	0022 <sub>16</sub>	Timer 2 (T2)
0003 <sub>16</sub>	Port P1 direction register (P1D)	0023 <sub>16</sub>	Timer XY mode register (TM)
0004 <sub>16</sub>	Port P2 (P2)	0024 <sub>16</sub>	Prescaler X (PREX)
0005 <sub>16</sub>	Port P2 direction register (P2D)	0025 <sub>16</sub>	Timer X (TX)
0006 <sub>16</sub>	Port P3 (P3)	0026 <sub>16</sub>	Prescaler Y (PREY)
0007 <sub>16</sub>	Port P3 direction register (P3D)	0027 <sub>16</sub>	Timer Y (TY)
0008 <sub>16</sub>	Port P4 (P4)	0028 <sub>16</sub>	Data bus buffer register 0 (DBB0)
0009 <sub>16</sub>	Port P4 direction register (P4D)	0029 <sub>16</sub>	Data bus buffer status register 0 (DBBSTS0)
000A <sub>16</sub>	Port P5 (P5)	002A <sub>16</sub>	LPC control register (LPCCON)
000B <sub>16</sub>	Port P5 direction register (P5D)	002B <sub>16</sub>	Data bus buffer register 1 (DBB1)
000C <sub>16</sub>	Port P6 (P6)	002C <sub>16</sub>	Data bus buffer status register 1 (DBBSTS1)
000D <sub>16</sub>	Port P6 direction register (P6D)	002D <sub>16</sub>	Comparator data register (CMPD)
000E <sub>16</sub>	Port P7 (P7)	002E <sub>16</sub>	Port control register 1 (PCTL1)
000F <sub>16</sub>	Port P7 direction register (P7D)	002F <sub>16</sub>	Port control register 2 (PCTL2)
0010 <sub>16</sub>	Port P8 (P8)/Port P4 input register (P4I)	0030 <sub>16</sub>	PWM0H register (PWM0H)
0011 <sub>16</sub>	Port P8 direction register (P8D)/Port P7 input register (P7I)	0031 <sub>16</sub>	PWM0L register (PWM0L)
0012 <sub>16</sub>	I <sup>2</sup> C data shift register (S0)	0032 <sub>16</sub>	PWM1H register (PWM1H)
0013 <sub>16</sub>	I <sup>2</sup> C address register (S0D)	0033 <sub>16</sub>	PWM1L register (PWM1L)
0014 <sub>16</sub>	I <sup>2</sup> C status register (S1)	0034 <sub>16</sub>	AD/DA control register (ADCON)
0015 <sub>16</sub>	I <sup>2</sup> C control register (S1D)	0035 <sub>16</sub>	A-D conversion register 1 (AD1)
0016 <sub>16</sub>	I <sup>2</sup> C clock control register (S2)	0036 <sub>16</sub>	D-A1 conversion register (DA1)
0017 <sub>16</sub>	I <sup>2</sup> C start/stop condition control register (S2D)	0037 <sub>16</sub>	D-A2 conversion register (DA2)
0018 <sub>16</sub>	Transmit/Receive buffer register (TB/RB)	0038 <sub>16</sub>	A-D conversion register 2 (AD2)
0019 <sub>16</sub>	Serial I/O status register (SIOSTS)	0039 <sub>16</sub>	Interrupt source selection register (INTSEL)
001A <sub>16</sub>	Serial I/O control register (SIOCON)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub>	UART control register (UARTCON)	003B <sub>16</sub>	CPU mode register (CPUM)
001C <sub>16</sub>	Baud rate generator (BRG)	003C <sub>16</sub>	Interrupt request register 1 (IREQ1)
001D <sub>16</sub>	Serialized IRQ control register (SERCON)	003D <sub>16</sub>	Interrupt request register 2 (IREQ2)
001E <sub>16</sub>	Watchdog timer control register (WDTCON)	003E <sub>16</sub>	Interrupt control register 1 (ICON1)
001F <sub>16</sub>	Serialized IRQ request register (SERIRQ)	003F <sub>16</sub>	Interrupt control register 2 (ICON2)
		0FF0 <sub>16</sub>	LPC0 address register L (LPC0ADL)
		0FF1 <sub>16</sub>	LPC0 address register H (LPC0ADH)
		0FF2 <sub>16</sub>	LPC1 address register L (LPC1ADL)
		0FF3 <sub>16</sub>	LPC1 address register H (LPC1ADH)
		0FF8 <sub>16</sub>	Port P5 input register (P5I)
		0FF9 <sub>16</sub>	Port control register 3 (PCTL3)
		0FFE <sub>16</sub>	Flash memory control register (FMCR) (Note)
		0FFF <sub>16</sub>	Reserved (Note)

**Note:** This applies to only flash memory version.

Fig. 9 Memory map of special function register (SFR)

## I/O PORTS

All I/O pins are programmable as input or output. All I/O ports have direction registers which specify the data direction of each pin like input/output. One bit in a direction register corresponds to one pin. Each pin can be set to be input or output port.

Writing "0" to the bit corresponding to the pin, that pin becomes an input mode. Writing "1" to the bit, that pin becomes an output mode.

When the data is read from the bit of the port register corresponding to the pin which is set to output, the value shows the port latch data, not the input level of the pin. When a pin set to input, the pin

comes floating. In input port mode, writing the port register changes only the data of the port latch and the pin remains high impedance state.

When the P8 function selection bit of the port control register 2 is set to "1", reading from address 001016 reads the port P4 register, and reading from address 001116 reads the port P7 register.

Especially, the input level of P42 to P46 pins and P70 to P75 pins can be read regardless of the data of the direction registers in this case.

Table 6 I/O port function (1)

Pin	Name	Input/Output	I/O Structure	Non-Port Function	Related SFRs	Ref.No.
P00-P07	Port P0		CMOS compatible input level CMOS 3-state output or N-channel open-drain output		Port control register 1	(1)
P10-P17	Port P1					
P20/CMPREF	Port P2	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Analog comparator power source input pin	Port control register 1 Port control register 2	(2)
P21-P27						(3)
P30/PWM00 P31/PWM10	Port P3			PWM output Key-on wake up input Comparator input	Port control register 1 AD/DA control register	(4) (5)
P32-P37				Key-on wake up input Comparator input	Port control register 1	(6)
P40/XCOUT P41/XCIN	Port P4			Sub-clock generating circuit	CPU mode register	(7) (8)
P42/INT0 P43/INT1				External interrupt input	Interrupt edge selection register Port control register 2	(9) (10)
P44/RxD				Serial I/O function input	Serial I/O control register Port control register 2	(11)
P45/TxD				Serial I/O function output	Serial I/O control register UART control register Port control register 2	(12)
P46/SCLK				Serial I/O function I/O	Serial I/O control register Port control register 2	(13)
P47/SRDY /CLKRUN				Serial I/O function output Serialized IRQ function output	Serial I/O control register Serialized IRQ control register	(14)

Table 7 I/O port function (2)


Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Ref.No.	
P50/INT5 P51/INT20 P52/INT30 P53/INT40	Port P5	Input/output, individual bits	CMOS compatible input level CMOS 3-state output or N-channel opendrain output	External interrupt input	Interrupt edge selection register	(15) (16)	
P54/CNTR0 P55/CNTR1				Timer X, timer Y func- tion I/O	Timer XY mode register	(17)	
P56/DA1/ PWM01 P57/DA2/ PWM11				CMOS compatible input level CMOS 3-state output	D-A converter output PWM output	AD/DA control register UART control register	(18) (19)
P60/AN0– P67/AN7	Port P6				A-D converter input	AD/DA control register	(20)
P70 P71 P72	Port P7			CMOS compatible input level or TTL input level Pure N-channel open-drain output		Port control register 2	(21) (22) (23) (24)
P73/INT21 P74/INT31 P75/INT41					External interrupt input	Interrupt edge selection register Port control register 2	(25)
P76/SDA P77/SCL				CMOS compatible input level or SMBUS input level Pure N-channel open-drain output	I <sup>2</sup> C-BUS interface func- tion I/O	I <sup>2</sup> C control register	(26)
P80/LAD0 P81/LAD1 P82/LAD2 P83/LAD3 P84/ LFRAME P85/ LRESET P86/LCLK P87/ SERIRQ	Port P8		CMOS compatible input level CMOS 3-state output	LPC interface function I/O  Serialized IRQ function I/O	Data bus buffer control register	(27) (28)	

**Notes1:** For details usage of double-function ports as function I/O ports, refer to the applicable sections.


**2:** Make sure that the input level of each pin should be either 0 V or V<sub>CC</sub> in STP mode.

When an input level is at an intermediate voltage level, the I<sub>CC</sub> current will become large because of the input buffer gate.


(1) Ports P0, P1




(2) Port P2<sub>0</sub>




(3) Port P2<sub>1</sub>–P2<sub>7</sub>




(4) Ports P3<sub>0</sub>, P3<sub>1</sub>




(5) Ports P3<sub>2</sub>–P3<sub>7</sub>




(6) Port P4<sub>0</sub>



(7) Port P4<sub>1</sub>



(8) Ports P4<sub>2</sub>, P4<sub>3</sub>



\*1. Reading the port P8 register (address 001016) is switched to port P4 pin input level by the P8 function selection bit of the port control register 2 (PCTL2).

Fig. 10 Port block diagram (1)






Fig. 11 Port block diagram (2)




Fig. 12 Port block diagram (3)




Fig. 13 Structure of port I/O related registers (1)




Fig. 14 Structure of port I/O related registers (2)

## INTERRUPTS

Interrupts occur by 16 sources among 22 sources: thirteen external, nine internal, and one software.

### Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt caused by the BRK instruction. An interrupt occurs when both the corresponding interrupt request bit and interrupt enable bit are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction interrupt cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt.

When several interrupts occur at the same time, the interrupts are serviced according to the priority.

### Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table and stored into the program counter.

### Interrupt Source Selection

Any of the following interrupt sources can be selected by the interrupt source selection register (INTSEL).

1. INT0 or Input buffer full
2. INT1 or Output buffer empty
3. Serial I/O receive or  $\overline{\text{LRESET}}$
4. Serial I/O transmission or SCLSDA
5. Timer 2 or INT5
6. CNTR0 or INT0
7. CNTR1 or INT1
8. A-D conversion or Key-on wake-up

### External Interrupt Pin Selection

The external interrupt sources of INT2, INT3, and INT4 can be selected from either input pin from INT20, INT30, INT40 or input pin from INT21, INT31, INT41 by the INT2, INT3, INT4 interrupt switch bit (bit 4 of PCTL2).

### ■ Notes

When setting the followings, the interrupt request bit may be set to "1".

- When setting external interrupt active edge  
Related register: Interrupt edge selection register (address 003A16); Timer XY mode register (address 002316)
- When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated  
Related register: Interrupt source selection register (address 003916)
- When setting input pin of external interrupts INT2, INT3 and INT4  
Related register: INT2, INT3, INT4 interrupt switch bit of Port control register 2 (bit 4 of address 002F16)

When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- ① Set the corresponding interrupt enable bit to "0" (disabled).
- ② Set the active edge selection bit or the interrupt source selection bit to "1".
- ③ Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- ④ Set the corresponding interrupt enable bit to "1" (enabled).

Table 8 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addresses (Note 1)		Interrupt Request Generating Conditions	Remarks
		High	Low		
Reset (Note 2)	1	FFFD <sub>16</sub>	FFFC <sub>16</sub>	At reset	Non-maskable
INT <sub>0</sub>	2	FFFB <sub>16</sub>	FFFA <sub>16</sub>	At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)
Input buffer full (IBF)				At input data bus buffer writing	
INT <sub>1</sub>	3	FFF9 <sub>16</sub>	FFF8 <sub>16</sub>	At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (active edge selectable)
Output buffer empty (OBE)				At output data bus buffer reading	
Serial I/O reception	4	FFF7 <sub>16</sub>	FFF6 <sub>16</sub>	At completion of serial I/O data reception	Valid when serial I/O is selected
LRESET				At falling edge of LRESET input	External interrupt
Serial I/O transmission	5	FFF5 <sub>16</sub>	FFF4 <sub>16</sub>	At completion of serial I/O transfer shift or when transmission buffer is empty	Valid when serial I/O is selected
SCL, SDA				At detection of either rising or falling edge of SCL or SDA	External interrupt (active edge selectable)
Timer X	6	FFF3 <sub>16</sub>	FFF2 <sub>16</sub>	At timer X underflow	
Timer Y	7	FFF1 <sub>16</sub>	FFF0 <sub>16</sub>	At timer Y underflow	
Timer 1	8	FFE <sub>F</sub> 16	FFE <sub>E</sub> 16	At timer 1 underflow	STP release timer underflow
Timer 2	9	FFED <sub>16</sub>	FFEC <sub>16</sub>	At timer 2 underflow	
INT <sub>5</sub>				At detection of either rising or falling edge of INT <sub>5</sub> input	External interrupt (active edge selectable)
CNTR <sub>0</sub>	10	FFE <sub>B</sub> 16	FFE <sub>A</sub> 16	At detection of either rising or falling edge of CNTR <sub>0</sub> input	External interrupt (active edge selectable)
INT <sub>0</sub>				At detection of either rising or falling edge of INT <sub>0</sub> input	External interrupt (active edge selectable)
CNTR <sub>1</sub>	11	FFE <sub>9</sub> 16	FFE <sub>8</sub> 16	At detection of either rising or falling edge of CNTR <sub>1</sub> input	External interrupt (active edge selectable)
INT <sub>1</sub>				At detection of either rising or falling edge of INT <sub>1</sub> input	External interrupt (falling valid)
I <sup>2</sup> C	12	FFE <sub>7</sub> 16	FFE <sub>6</sub> 16	At completion of data transfer	
INT <sub>2</sub>	13	FFE <sub>5</sub> 16	FFE <sub>4</sub> 16	At detection of either rising or falling edge of INT <sub>2</sub> input	External interrupt (active edge selectable)
INT <sub>3</sub>	14	FFE <sub>3</sub> 16	FFE <sub>2</sub> 16	At detection of either rising or falling edge of INT <sub>3</sub> input	External interrupt (active edge selectable)
INT <sub>4</sub>	15	FFE <sub>1</sub> 16	FFE <sub>0</sub> 16	At detection of either rising or falling edge of INT <sub>4</sub> input	External interrupt (active edge selectable)
A-D converter	16	FFD <sub>F</sub> 16	FFD <sub>E</sub> 16	At completion of A-D conversion	
Key-on wake-up				At falling of port P3 (at input) input logical level AND	External interrupt (falling valid)
BRK instruction	17	FFD <sub>D</sub> 16	FFD <sub>C</sub> 16	At BRK instruction execution	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.

2: Reset functions in the same way as an interrupt with the highest priority.




Fig. 15 Interrupt control




Fig. 16 Structure of interrupt-related registers (1)




Fig. 17 Structure of interrupt-related registers (2)



### Key Input Interrupt (Key-on Wake Up)

A Key input interrupt request is generated by applying "L" level to any pin of port P3 that have been set to input mode. In other words, it is generated when the logical AND of all port P3 input

goes from "1" to "0". An example of using a key input interrupt is shown in Figure 18, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P30–P33.




Fig. 18 Connection example when using key input interrupt and port P3 block diagram

## TIMERS

The 3885 group has four timers: timer X, timer Y, timer 1, and timer 2.

The division ratio of each timer or prescaler is given by  $1/(n + 1)$ , where  $n$  is the value in the corresponding timer or prescaler latch. All timers are count down structure. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".




Fig. 19 Structure of timer XY mode register

## Timer 1 and Timer 2

The count source of prescaler 12 is the oscillation frequency divided by 16. The output of prescaler 12 is counted by timer 1 and timer 2, and a timer underflow sets the interrupt request bit.

## Timer X and Timer Y

Timer X and Timer Y can each select one of four operating modes by setting the timer XY mode register.

### (1) Timer Mode

The timer counts  $f(X_{IN})/16$ .

### (2) Pulse Output Mode

Timer X (or timer Y) counts  $f(X_{IN})/16$ . Whenever the contents of the timer reach "0016", the signal output from the CNTR0 (or CNTR1) pin is inverted. If the CNTR0 (or CNTR1) active edge selection bit is "0", output begins at "H".

If it is "1", output starts at "L". When using a timer in this mode, set the corresponding port P54 (or port P55) direction register to output mode.

### (3) Event Counter Mode

Operation in event counter mode is the same as in timer mode, except that the timer counts signals input through the CNTR0 or CNTR1 pin.

When the CNTR0 (or CNTR1) active edge selection bit is "0", the rising edge of the CNTR0 (or CNTR1) pin is counted.

When the CNTR0 (or CNTR1) active edge selection bit is "1", the falling edge of the CNTR0 (or CNTR1) pin is counted.

### (4) Pulse Width Measurement Mode

If the CNTR0 (or CNTR1) active edge selection bit is "0", the timer counts  $f(X_{IN})/16$  while the CNTR0 (or CNTR1) pin is at "H". If the CNTR0 (or CNTR1) active edge selection bit is "1", the timer counts while the CNTR0 (or CNTR1) pin is at "L".

The count can be stopped by setting "1" to the timer X (or timer Y) count stop bit in any mode. The corresponding interrupt request bit is set each time a timer overflows.

The count source for timer Y in the timer mode or the pulse output mode can be selected from either  $f(X_{IN})/16$  or  $f(X_{CIN})$  by the timer Y count source selection bit of the port control register 2 (bit 5 of PCTL2).




Fig. 20 Block diagram of timer X, timer Y, timer 1, and timer 2

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H.

### Basic Operation of Watchdog Timer

When any data is not written into the watchdog timer control register (WDTCN) after resetting, the watchdog timer is in the stop state. The watchdog timer starts to count down by writing an optional value into the watchdog timer control register (WDTCN) and an internal reset occurs at an underflow of the watchdog timer H. Accordingly, programming is usually performed so that writing to the watchdog timer control register (WDTCN) may be started before an underflow. When the watchdog timer control register (WDTCN) is read, the values of the high-order 6 bits of the watchdog timer H, STP instruction disable bit, and watchdog timer H count source selection bit are read.

### Initial Value of Watchdog Timer

At reset or writing to the watchdog timer control register (WDTCN), each watchdog timer H and L is set to "FF16".

#### ● Watchdog timer H count source selection bit operation

Bit 7 of WDTCN permits selecting a watchdog timer H count source. When this bit is set to "0", the count source becomes the underflow signal of watchdog timer L. The detection time is set to 131.072 ms at  $f(XIN)=8$  MHz and 32.768 s at  $f(XCIN)=32$  kHz. When this bit is set to "1", the count source becomes the signal divided by 16 for  $f(XIN)$  (or  $f(XCIN)$  in low speed mode). The detection time in this case is set to 512  $\mu$ s at  $f(XIN)=8$  MHz and 128 ms at  $f(XCIN)=32$  kHz. This bit is cleared to "0" after resetting.

#### ● STP instruction disable bit

Bit 6 of WDTCN permits disabling the STP instruction when the watchdog timer is in operation.

When this bit is "0", the STP instruction is enabled.

When this bit is "1", the STP instruction is disabled.

When this bit is "1", the STP instruction execution cause an internal reset. When this bit is set to "1", it cannot be rewritten to "0" by program. This bit is cleared to "0" after resetting.




Fig. 21 Block diagram of Watchdog timer




Fig. 22 Structure of Watchdog timer control register

### PULSE WIDTH MODULATION (PWM) OUTPUT CIRCUIT

The 3885 group has two PWM output circuits, PWM0 and PWM1, with 14-bit resolution respectively. These can operate independently. When the oscillation frequency  $X_{IN}$  is 8 MHz, the minimum

resolution bit width is 250 ns and the cycle period is 4096  $\mu$ s. The PWM timing generator supplies a PWM control signal based on a signal that is the frequency of the  $X_{IN}$  clock.

The following explanation assumes  $f(X_{IN}) = 8$  MHz.




Fig. 23 PWM block diagram (PWM0)

**Data Setup (PWM0)**

The PWM0 output pin also functions as port P30 or P56. The PWM0 output pin is selected from either P30/PWM00 or P56/PWM01 by PWM0 output pin selection bit (bit 4 of ADCON). The PWM0 output becomes enabled state by setting PWM0 enable bit (bit 6 of PCTL1). The high-order eight bits of output data are set in the PWMOH register and the low-order six bits are set in the PWMOL register.  
PWM1 is set as the same way.

**PWM Operation**

The 14-bit PWM data is divided into the low-order six bits and the high-order eight bits in the PWM latch.

The high-order eight bits of data determine how long an "H"-level signal is output during each sub-period. There are 64 sub-periods in each period, and each sub-period is  $256 \times \tau$  (64  $\mu$ s) long. The signal is "H" for a length equal to N times  $\tau$ , where  $\tau$  is the minimum resolution (250 ns).

"H" or "L" of the bit in the ADD part shown in Figure 24 is added to

this "H" duration by the contents of the low-order 6-bit data according to the rule in Table 9.

That is, only in the sub-period  $t_m$  shown by Table 9 in the PWM cycle period  $T = 64t$ , its "H" duration is lengthened to the minimum resolution  $\tau$  added to the length of other periods.

For example, if the high-order eight bits of the 14-bit data are 0316 and the low-order six bits are 0516, the length of the "H"-level output in sub-periods  $t_8, t_{24}, t_{32}, t_{40},$  and  $t_{56}$  is  $4\tau$ , and its length is  $3\tau$  in all other sub-periods.


Time at the "H" level of each sub-period almost becomes equal, because the time becomes length set in the high-order 8 bits or becomes the value plus  $\tau$ , and this sub-period  $t$  (= 64  $\mu$ s, approximate 15.6 kHz) becomes cycle period approximately.

**Transfer From Register to Latch**

Data written to the PWML register is transferred to the PWM latch at each PWM period (every 4096  $\mu$ s), and data written to the PWMLH register is transferred to the PWM latch at each sub-period (every 64  $\mu$ s). The signal which is output to the PWM output pin is corresponding to the contents of this latch. When the PWML register is read, the latch contents are read. However, bit 7 of the PWML register indicates whether the transfer to the PWM latch is completed; the transfer is completed when bit 7 is "0" and it is not done when bit 7 is "1".

**Table 9 Relationship between low-order 6 bits of data and period set by the ADD bit**

Low-order 6 bits of data (PWML)	Sub-periods $t_m$ Lengthened (m=0 to 63)
0 0 0 0 0 0 <sup>LSB</sup>	None
0 0 0 0 0 1	m=32
0 0 0 0 1 0	m=16, 48
0 0 0 1 0 0	m=8, 24, 40, 56
0 0 1 0 0 0	m=4, 12, 20, 28, 36, 44, 52, 60
0 1 0 0 0 0	m=2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62
1 0 0 0 0 0	m=1, 3, 5, 7, ..... ,57, 59, 61, 63



**Fig. 24 PWM timing**




Fig. 25 14-bit PWM timing (PWM<sub>0</sub>)

**SERIAL I/O  
Serial I/O**

Serial I/O works as either clock synchronous serial I/O mode or universal asynchronous receiver transmitter (UART) serial I/O mode. A dedicated timer is also provided for baud rate generation.

**(1) Clock Synchronous Serial I/O Mode**

Clock synchronous serial I/O mode can be selected by setting the serial I/O mode selection bit of the serial I/O control register (bit 6 of SIOCON) to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. When an internal clock is used, the transfer starts by writing to the TB.




Fig. 26 Block diagram of clock synchronous serial I/O




Fig. 27 Operation of clock synchronous serial I/O function



**(2) Asynchronous Serial I/O (UART) Mode**

Universal asynchronous transmitter receiver (UART) serial I/O mode can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

Both the transmit and receive shift registers have a buffer, but the

two buffers assigned the same address. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.

The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 28 Block diagram of UART mode




Fig. 29 Operation of UART mode function

### [Serial I/O Control Register (SIOCON)] 001A16

The serial I/O control register consists of eight control bits for the serial I/O function.

### [UART Control Register (UARTCON)] 001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid in UART mode and set the data format of an data transfer. The POFF bit (bit4) is always valid and define the output structure of the P45/TxD pin.

### [Serial I/O Status Register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O enable bit (SIOE, bit 7 of SIDCON) also clears all the status flags, including the error flags.

Bits 0 to 6 of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (TE, bit 4 of SIOCON) has been set to "1", the transmit shift completion flag (TSC, bit 2) and the transmit buffer empty flag (TBE, bit 0) become "1".

### [Transmit Buffer Register/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character length is 7 bits, the MSB data stored in the receive buffer is "0".

### [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by  $1/(n + 1)$ , where n is the value written to the baud rate generator.

### ■ Notes

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ① Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- ② Set the transmit enable bit to "1".
- ③ Set the serial I/O transmit interrupt request bit to "0" after 1 or more instructions have been executed.
- ④ Set the serial I/O transmit interrupt enable bit to "1" (enabled).




Fig. 30 Structure of serial I/O control registers

### MULTI-MASTER I<sup>2</sup>C-BUS INTERFACE

The multi-master I<sup>2</sup>C-BUS interface is a serial communications circuit, conforming to the Philips I<sup>2</sup>C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.

Figure 31 shows a block diagram of the multi-master I<sup>2</sup>C-BUS interface and Table 10 lists the multi-master I<sup>2</sup>C-BUS interface functions.

This multi-master I<sup>2</sup>C-BUS interface consists of the I<sup>2</sup>C address register, the I<sup>2</sup>C data shift register, the I<sup>2</sup>C clock control register, the I<sup>2</sup>C control register, the I<sup>2</sup>C status register, the I<sup>2</sup>C start/stop condition control register and other control circuits.

When using the multi-master I<sup>2</sup>C-BUS interface, set 1 MHz or more to system clock  $\phi$ .

Table 10 Multi-master I<sup>2</sup>C-BUS interface functions

Item	Function
Format	In conformity with Philips I <sup>2</sup> C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I <sup>2</sup> C-BUS standard: Master transmission Master reception Slave transmission Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at $\phi = 4$ MHz)

System clock  $\phi = f(X_{IN})/2$  (high-speed mode)  
 $\phi = f(X_{IN})/8$  (middle-speed mode)




Fig. 31 Block diagram of multi-master I<sup>2</sup>C-BUS interface

\* : Purchase of MITSUBISHI ELECTRIC CORPORATIONS I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

### [I<sup>2</sup>C Data Shift Register (S0)] 001216

The I<sup>2</sup>C data shift register (S0) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of  $\phi$  are required from the rising of the SCL clock until input to this register.

The I<sup>2</sup>C data shift register is in a write enable status only when the I<sup>2</sup>C-BUS interface enable bit (ES0 bit : bit 3 S1D) of the I<sup>2</sup>C control register is "1". The bit counter is reset by a write instruction to the I<sup>2</sup>C data shift register. When both the ES0 bit and the MST bit of the I<sup>2</sup>C status register (S1) are "1", the SCL is output by a write instruction to the I<sup>2</sup>C data shift register. Reading data from the I<sup>2</sup>C data shift register is always enabled regardless of the ES0 bit value.

### [I<sup>2</sup>C Address Register (S0D)] 001316

The I<sup>2</sup>C address register (S0D) consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected.

•**Bit 0: Read/write bit (RWB)**

This is not used in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RWB) of the I<sup>2</sup>C address register.

The RWB bit is cleared to "0" automatically when the stop condition is detected.

•**Bits 1 to 7: Slave address (SAD0–SAD6)**

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared these bits.




Fig. 32 Structure of I<sup>2</sup>C address register

**[I<sup>2</sup>C Clock Control Register (S2)] 001616**

The I<sup>2</sup>C clock control register (S2) is used to set ACK control, SCL mode and SCL frequency.

**•Bits 0 to 4: SCL frequency control bits (CCR0–CCR4)**

These bits control the SCL frequency. Refer to Table 11.

**•Bit 5: SCL mode specification bit (FAST MODE)**

This bit specifies the SCL mode. When this bit is set to “0”, the standard clock mode is selected. When the bit is set to “1”, the high-speed clock mode is selected.

When connecting the bus of the high-speed mode I<sup>2</sup>C bus standard (maximum 400 kbits/s), use 8 MHz or more oscillation frequency f(XIN) and high-speed mode (2 division main clock).

**•Bit 6: ACK bit (ACK BIT)**

This bit sets the SDA status when an ACK clock\* is generated. When this bit is set to “0”, the ACK return mode is selected and SDA goes to “L” at the occurrence of an ACK clock. When the bit is set to “1”, the ACK non-return mode is selected. The SDA is held in the “H” status at the occurrence of an ACK clock.


However, when the slave address matches with the address data in the reception of address data at ACK BIT = “0”, the SDA is automatically made “L” (ACK is returned). If there is a unmatched between the slave address and the address data, the SDA is automatically made “H” (ACK is not returned).

\*ACK clock: Clock for acknowledgment

**•Bit 7: ACK clock bit (ACK)**

This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to “0”, the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to “1”, the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA “H”) and receives the ACK bit generated by the data receiving device.

**Note:** Do not write data into the I<sup>2</sup>C clock control register during transfer. If data is written during transfer, the I<sup>2</sup>C clock generator is reset, so that data cannot be transferred normally.



**Fig. 33 Structure of I<sup>2</sup>C clock control register**

**Table 11 Set values of I<sup>2</sup>C clock control register and SCL frequency**

Setting value of CCR4–CCR0					SCL frequency (at $\phi = 4$ MHz, unit : kHz) (Note 1)	
CCR4	CCR3	CCR2	CCR1	CCR0	Standard clock mode	High-speed clock mode
0	0	0	0	0	Setting disabled	Setting disabled
0	0	0	0	1	Setting disabled	Setting disabled
0	0	0	1	0	Setting disabled	Setting disabled
0	0	0	1	1	– (Note 2)	333
0	0	1	0	0	– (Note 2)	250
0	0	1	0	1	100	400 (Note 3)
0	0	1	1	0	83.3	166
⋮	⋮	⋮	⋮	⋮	500/CCR value (Note 3)	1000/CCR value (Note 3)
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

**Notes 1:** Duty of SCL clock output is 50 %. The duty becomes 35 to 45 % only when the high-speed clock mode is selected and CCR value = 5 (400 kHz, at  $\phi = 4$  MHz). “H” duration of the clock fluctuates from –4 to +2 cycles of  $\phi$  in the standard clock mode, and fluctuates from –2 to +2 cycles of  $\phi$  in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because “L” duration is extended instead of “H” duration reduction.

These are value when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCR0.

**2:** Each value of SCL frequency exceeds the limit at  $\phi = 4$  MHz or more. When using these setting value, use  $\phi$  of 4 MHz or less.

**3:** The data formula of SCL frequency is described below:  
 $\phi / (8 \times \text{CCR value})$  Standard clock mode  
 $\phi / (4 \times \text{CCR value})$  High-speed clock mode (CCR value  $\neq 5$ )  
 $\phi / (2 \times \text{CCR value})$  High-speed clock mode (CCR value = 5)  
 Do not set 0 to 2 as CCR value regardless of  $\phi$  frequency.  
 Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCR0.

### [I<sup>2</sup>C Control Register (S1D)] 001516

The I<sup>2</sup>C control register (S1D) controls data communication format.

#### •Bits 0 to 2: Bit counter (BC0–BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. The I<sup>2</sup>C interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK bit (bit 7 of S2)) have been transferred, and BC0 to BC2 are returned to "0002".

Also when a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

#### •Bit 3: I<sup>2</sup>C interface enable bit (ES0)

This bit enables to use the multi-master I<sup>2</sup>C BUS interface. When this bit is set to "0", the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to "1", use of the interface is enabled.

When ES0 = "0", the following is performed.

- PIN = "1", BB = "0" and AL = "0" are set (which are bits of the I<sup>2</sup>C status register at S1).

- Writing data to the I<sup>2</sup>C data shift register (S0) is disabled.

#### •Bit 4: Data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0", the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "I<sup>2</sup>C Status Register", bit 1) is received, transfer processing can be performed. When this bit is set to "1", the free data format is selected, so that slave addresses are not recognized.

#### •Bit 5: Addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0", the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I<sup>2</sup>C address register (S0D) are compared with address data. When this bit is set to "1", the 10-bit addressing format is selected, and all the bits of the I<sup>2</sup>C address register are compared with address data.

#### •Bit 6: System clock stop selection bit (CLKSTP)

When executing the WIT or STP instruction, this bit selects the condition of system clock provided to the multi-master I<sup>2</sup>C-BUS interface. When this bit is set to "0", system clock and operation of the multi-master I<sup>2</sup>C-BUS interface stop by executing the WIT or STP instruction.

When this bit is set to "1", system clock and operation of the multi-master I<sup>2</sup>C-BUS interface do not stop even when the WIT instruction is executed.

When the system clock stop selection bit is "1", do not execute the STP instruction.

#### •Bit 7: I<sup>2</sup>C-BUS interface pin input level selection bit

This bit selects the input level of the SCL and SDA pins of the multi-master I<sup>2</sup>C-BUS interface.




Fig. 34 Structure of I<sup>2</sup>C control register

## [I<sup>2</sup>C Status Register (S1)] 001416

The I<sup>2</sup>C status register (S1) controls the I<sup>2</sup>C-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

Set "0000<sub>2</sub>" to the low-order 4 bits, because these bits become the reserved bits at writing.

### •Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0". If ACK is not returned, this bit is set to "1". Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (S0).

### •Bit 1: General call detecting flag (AD0)

When the ALS bit is "0", this bit is set to "1" when a general call\* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition, or reset.

\*General call: The master transmits the general call address "0016" to all slaves.

### •Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data when the ALS bit is "0".

- ① In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions:
  - The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-order 7 bits of the I<sup>2</sup>C address register (S0D).
  - A general call is received.
- ② In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition:
  - When the address data is compared with the I<sup>2</sup>C address register (8 bits consisting of slave address and RWB bit), the first bytes agree.
- ③ This bit is set to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (S0) when ES0 is set to "1" or reset.

### •Bit 3: Arbitration lost\* detecting flag (AL)

In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to "1". At the same time, the TRX bit is set to "0", so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0". The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device.

\*Arbitration lost :The status in which communication as a master is disabled.

### •Bit 4: SCL pin low hold bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from "1" to "0". At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to "0" in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is "0", the SCL is kept in the "0" state and clock generation is disabled. Figure 42 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in one of the following conditions:

- Executing a write instruction to the I<sup>2</sup>C data shift register (S0). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.)
- When the ES0 bit is "0"
- At reset
- When writing "1" to the PIN bit by software

The conditions in which the PIN bit is set to "0" are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address agreement or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

### •Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0", this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the start condition, and is set to "0" by detecting the stop condition. The condition of these detecting is set by the start/stop condition setting bits (SSC4–SSC0) of S2D. When the ES0 bit (bit 3 of S1D) is "0" or reset, the BB flag is set to "0".

For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.



**•Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)**

This bit decides a direction of transfer for data communication. When this bit is "0", the reception mode is selected and the data of a transmitting device is received. When the bit is "1", the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL.

This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to "1" by hardware when all the following conditions are satisfied:

- When ALS is "0"
- In the slave reception mode or the slave transmission mode
- When the R/W bit reception is "1"

This bit is set to "0" in one of the following conditions:

- When arbitration lost is detected.
- When a STOP condition is detected.
- When writing "1" to this bit by software is invalid by the START condition duplication preventing function (**Note**).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- At reset

**•Bit 7: Communication mode specification bit (master/slave specification bit: MST)**

This bit is used for master/slave specification for data communication. When this bit is "0", the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1", the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL.

This bit is set to "0" in one of the following conditions.

- Immediately after completion of 1-byte data transfer when arbitration lost is detected
- When a STOP condition is detected.
- Writing "1" to this bit by software is invalid by the START condition duplication preventing function (**Note**).
- At reset

**Note:** START condition duplication preventing function

The MST, TRX, and BB bits is set to "1" at the same time after confirming that the BB flag is "0" in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to "1" immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.




Fig. 35 Structure of I<sup>2</sup>C status register




Fig. 36 Interrupt request signal generating timing

### START Condition Generating Method

When writing "1" to the MST, TRX, and BB bits of the I<sup>2</sup>C status register (S1) at the same time after writing the slave address to the I<sup>2</sup>C data shift register (S0) with the condition in which the ES0 bit of the I<sup>2</sup>C control register (S1D) and the BB flag are "0", a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 37, the START condition generating timing diagram, and Table 12, the START condition generating timing table.




Fig. 37 START condition generating timing diagram

Table 12 START condition generating timing table

Item	START/STOP condition generating selection bit	Standard clock mode	High-speed clock mode
Setup time	"0"	5.0 μs (20 cycles)	2.5 μs (10 cycles)
	"1"	13.0 μs (52 cycles)	6.5 μs (26 cycles)
Hold time	"0"	5.0 μs (20 cycles)	2.5 μs (10 cycles)
	"1"	13.0 μs (52 cycles)	6.5 μs (26 cycles)

Note: Absolute time at φ = 4 MHz. The value in parentheses denotes the number of φ cycles.

### STOP Condition Generating Method

When the ES0 bit of the I<sup>2</sup>C control register (S1D) is "1", write "1" to the MST and TRX bits, and write "0" to the BB bit of the I<sup>2</sup>C status register (S1) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 38, the STOP condition generating timing diagram, and Table 13, the STOP condition generating timing table.




Fig. 38 STOP condition generating timing diagram

Table 13 STOP condition generating timing table

Item	START/STOP condition generating selection bit	Standard clock mode	High-speed clock mode
Setup time	"0"	5.5 μs (22 cycles)	3.0 μs (12 cycles)
	"1"	13.5 μs (54 cycles)	7.0 μs (28 cycles)
Hold time	"0"	5.5 μs (22 cycles)	3.0 μs (12 cycles)
	"1"	13.5 μs (54 cycles)	7.0 μs (28 cycles)

Note: Absolute time at φ = 4 MHz. The value in parentheses denotes the number of φ cycles.

### START/STOP Condition Detecting Operation

The START/STOP condition detection operations are shown in Figures 39, 40, and Table 14. The START/STOP condition is set by the START/STOP condition set bit.

The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 14).

The BB flag is set to "1" by detecting the START condition and is reset to "0" by detecting the STOP condition.

The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 14, the BB flag set/reset time.

Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "I<sup>2</sup>CIRQ" occurs to the CPU.




Fig. 39 START condition detecting timing diagram




Fig. 40 STOP condition detecting timing diagram

Table 14 START condition/STOP condition detecting conditions

	Standard clock mode	High-speed clock mode
SCL release time	SSC value + 1 cycle (6.25 μs)	4 cycles (1.0 μs)
Setup time	$\frac{\text{SSC value}}{2} + 1 \text{ cycle} < 4.0 \mu\text{s}$ (3.25 μs)	2 cycles (1.0 μs)
Hold time	$\frac{\text{SSC value}}{2} \text{ cycle} < 4.0 \mu\text{s}$ (3.0 μs)	2 cycles (0.5 μs)
BB flag set/reset time	$\frac{\text{SSC value} - 1}{2} + 2 \text{ cycles}$ (3.375 μs)	3.5 cycles (0.875 μs)

Note: Unit : Cycle number of system clock φ

SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the I<sup>2</sup>C START/STOP condition control register is set to "1816" at φ = 4 MHz.

## [I<sup>2</sup>C START/STOP Condition Control Register (S2D)] 001716

The I<sup>2</sup>C START/STOP condition control register (S2D) controls START/STOP condition detection.

### •Bits 0 to 4: START/STOP condition set bits (SSC4–SSC0)

SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency  $f(XIN)$  because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 14.

Do not set "000002" or an odd number to the START/STOP condition set bits (SSC4 to SSC0).

Refer to Table 15, the recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency.

### •Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP)

An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.

### •Bit 6: SCL/SDA interrupt pin selection bit (SIS)

This bit selects the pin of which interrupt becomes valid between the SCL pin and the SDA pin.

**Note:** When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the I<sup>2</sup>C-BUS interface enable bit ES0, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the I<sup>2</sup>C-BUS interface enable bit ES0 is set. Reset the request bit to "0" after setting these bits, and enable the interrupt.

### •Bit 7: START/STOP condition generating selection bit (STSPSEL)

Setup/Hold time when the START/STOP condition is generated can be selected.

Cycle number of system clock becomes standard for setup/hold time. Additionally, setup/hold time is different between the START condition and the STP condition. (Refer to Tables 12 and 13.) Set "1" to this bit when the system clock frequency is 4 MHz or more.

## Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below.

### ① 7-bit addressing format

To adapt the 7-bit addressing format, set the 10BIT SAD bit of the I<sup>2</sup>C control register (S1D) to "0". The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I<sup>2</sup>C address register (S0D). At the time of this comparison, address comparison of the RWB bit of the I<sup>2</sup>C address register (S0D) is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 42, (1) and (2).

### ② 10-bit addressing format

To adapt the 10-bit addressing format, set the 10BIT SAD bit of the I<sup>2</sup>C control register (S1D) to "1". An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the I<sup>2</sup>C address register (S0). At the time of this comparison, an address comparison between the RWB bit of the I<sup>2</sup>C address register (S0) and the  $R/\bar{W}$  bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RWB bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit.

When the first-byte address data agree with the slave address, the AAS bit of the I<sup>2</sup>C status register (S1) is set to "1". After the second-byte address data is stored into the I<sup>2</sup>C data shift register (S0), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RWB bit of the I<sup>2</sup>C address register (S0D) to "1" by software. This processing can make the 7-bit slave address and  $R/\bar{W}$  data agree, which are received after a RESTART condition is detected, with the value of the I<sup>2</sup>C address register (S0D). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 42, (3) and (4).




Fig. 41 Structure of I<sup>2</sup>C START/STOP condition control register

Table 15 Recommended set value to START/STOP condition set bits (SSC4–SSC0) for each oscillation frequency

Oscillation frequency f(XIN) (MHz)	Main clock divide ratio	System clock $\phi$ (MHz)	START/STOP condition control register	SCL release time ( $\mu$ s)	Setup time ( $\mu$ s)	Hold time ( $\mu$ s)
8	2	4	XXX11010	6.75 $\mu$ s (27 cycles)	3.5 $\mu$ s (14 cycles)	3.25 $\mu$ s (13 cycles)
8	8	1	XXX11000	6.25 $\mu$ s (25 cycles)	3.25 $\mu$ s (13 cycles)	3.0 $\mu$ s (12 cycles)
			XXX00100	5.0 $\mu$ s (5 cycles)	3.0 $\mu$ s (3 cycles)	2.0 $\mu$ s (2 cycles)
4	2	2	XXX01100	6.5 $\mu$ s (13 cycles)	3.5 $\mu$ s (7 cycles)	3.0 $\mu$ s (6 cycles)
2	2	1	XXX01010	5.5 $\mu$ s (11 cycles)	3.0 $\mu$ s (6 cycles)	2.5 $\mu$ s (5 cycles)
			XXX00100	5.0 $\mu$ s (5 cycles)	3.0 $\mu$ s (3 cycles)	2.0 $\mu$ s (2 cycles)

Note: Do not set "000002" or an odd number to the START/STOP condition set bits (SSC4 to SSC0).




Fig. 42 Address data communication format

### Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- (1) Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (S0D) and "0" into the RWB bit.
- (2) Set the ACK return mode and SCL = 100 kHz by setting "85<sub>16</sub>" in the I<sup>2</sup>C clock control register (S2).
- (3) Set "00<sub>16</sub>" in the I<sup>2</sup>C status register (S1) so that transmission/reception mode can become initializing condition.
- (4) Set a communication enable status by setting "08<sub>16</sub>" in the I<sup>2</sup>C control register (S1D).
- (5) Confirm the bus free condition by the BB flag of the I<sup>2</sup>C status register (S1).
- (6) Set the address data of the destination of transmission in the high-order 7 bits of the I<sup>2</sup>C data shift register (S0) and set "0" in the least significant bit.
- (7) Set "F0<sub>16</sub>" in the I<sup>2</sup>C status register (S1) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur.
- (8) Set transmit data in the I<sup>2</sup>C data shift register (S0). At this time, an SCL and an ACK clock automatically occur.
- (9) When transmitting control data of more than 1 byte, repeat step (8).
- (10) Set "D0<sub>16</sub>" in the I<sup>2</sup>C status register (S1) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.

### Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode and using the addressing format is shown below.

- (1) Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (S0D) and "0" in the RWB bit.
- (2) Set the no ACK clock mode and SCL = 400 kHz by setting "25<sub>16</sub>" in the I<sup>2</sup>C clock control register (S2).
- (3) Set "00<sub>16</sub>" in the I<sup>2</sup>C status register (S1) so that transmission/reception mode can become initializing condition.
- (4) Set a communication enable status by setting "08<sub>16</sub>" in the I<sup>2</sup>C control register (S1D).
- (5) When a START condition is received, an address comparison is performed.
- (6) When all transmitted addresses are "0" (general call):
  - AD0 of the I<sup>2</sup>C status register (S1) is set to "1" and an interrupt request signal occurs.
    - When the transmitted address matches with the address set in (1):
      - ASS of the I<sup>2</sup>C status register (S1) is set to "1" and an interrupt request signal occurs.
      - In the cases other than the above AD0 and AAS of the I<sup>2</sup>C status register (S1) are set to "0" and no interrupt request signal occurs.
- (7) Set dummy data in the I<sup>2</sup>C data shift register (S0).
- (8) When receiving control data of more than 1 byte, repeat step (7).
- (9) When a STOP condition is detected, the communication ends.

### ■Precautions when using multi-master I<sup>2</sup>C-BUS interface

(1) Read-modify-write instruction

The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master I<sup>2</sup>C-BUS interface are described below.

- I<sup>2</sup>C data shift register (S0: address 0012<sub>16</sub>)
  - When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.
- I<sup>2</sup>C address register (S0D: address 0013<sub>16</sub>)
  - When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RWB) at the above timing.
- I<sup>2</sup>C status register (S1: address 0014<sub>16</sub>)
  - Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.
- I<sup>2</sup>C control register (S1D: address 0015<sub>16</sub>)
  - When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter (BC0-BC2) at the above timing.
- I<sup>2</sup>C clock control register (S2: address 0016<sub>16</sub>)
  - The read-modify-write instruction can be executed for this register.
- I<sup>2</sup>C START/STOP condition control register (S2D: address 0017<sub>16</sub>)
  - The read-modify-write instruction can be executed for this register.

(2) START condition generating procedure using multi-master

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 5.)

```

⋮
LDA — (Taking out of slave address value)
SEI (Interrupt disabled)
BBS 5, S1, BUSBUSY (BB flag confirming and branch process)

BUSFREE:
STA S0 (Writing of slave address value)
LDM #$F0, S1 (Trigger of START condition generating)
CLI (Interrupt enabled)
⋮
BUSBUSY:
CLI (Interrupt enabled)
⋮

```

2. Use "Branch on Bit Set" of "BBS 5, \$0014, -" for the BB flag confirming and branch process.
3. Use "STA \$12, STX \$12" or "STY \$12" of the zero page addressing instruction for writing the slave address value to the I<sup>2</sup>C data shift register.
4. Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
5. Disable interrupts during the following three process steps:
  - BB flag confirming
  - Writing of slave address value
  - Trigger of START condition generating
When the condition of the BB flag is bus busy, enable interrupts immediately.

(3) RESTART condition generating procedure

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 4.)  
Execute the following procedure when the PIN bit is "0".

```

LDM #$00, S1 (Select slave receive mode)
LDA — (Taking out of slave address value)
SEI (Interrupt disabled)
STA S0 (Writing of slave address value)
LDM #$F0, S1 (Trigger of RESTART condition generating)
CLI (Interrupt enabled)

```

2. Select the slave receive mode when the PIN bit is "0". Do not write "1" to the PIN bit. Neither "0" nor "1" is specified for the writing to the BB bit.  
The TRX bit becomes "0" and the SDA pin is released.
3. The SCL pin is released by writing the slave address value to the I<sup>2</sup>C data shift register.
4. Disable interrupts during the following two process steps:
  - Writing of slave address value
  - Trigger of RESTART condition generating

(4) Writing to I<sup>2</sup>C status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1". It is because it may become the same as above.

(5) Process of after STOP condition generating

Do not write data in the I<sup>2</sup>C data shift register S0 and the I<sup>2</sup>C status register S1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.

(6) ES0 bit switch

In standard clock mode when SSC = "000102" or in high-speed clock mode, flag BB may switch to "1" if ES0 bit is set to "1" when SDA is "L".

**Countermeasure:**

Set ES0 to "1" when SDA is "H".

## LPC INTERFACE

LPC interface function is based on Low Pin Count (LPC) Interface Specification, Revision 1.0. The 3885 supports only I/O read cycle and

I/O write cycle. There are two channels of bus buffers to the host. The functions of Input Data Bus Buffer, Output Data Bus Buffer and Data Bus Buffer Status Register are the same as that of the 8042, 3880 group, 3881 group and 3886 group. It can be written in or read out from the host controller through LPC interface. LPC interface function block diagram is shown in Figure 43.

Functional input or output pins of LPC interface are shared with Port 8 (P80–P86). Setting the LPC interface enable bit (bit 3 of LPCCON) to “1” enables LPC interface. Enabling channel  $i$  ( $i = 0, 1$ ) of the data bus buffer is controlled by the data bus buffer  $i$  ( $i = 0, 1$ ) enable bits (bit 4 or bit 5 of LPCCON).

The slave addresses of the data bus buffer channel  $i$  ( $i = 0, 1$ ) are definable by setting  $LPC_i$  ( $i = 0, 1$ ) address register H/L (LPC0ADL, LPC0ADH, LPC1ADL, LPC1ADH). The bit 2 value of  $LPC_i$  address register L is not decoded. This bit returns “0” when the internal CPU read. The bit 2 of slave address is latched to XA2 $i$  flag when the host controller writes the data.

The input buffer full (IBF) interrupt occurs when the host controller writes the data. The output buffer empty (OBE) interrupt is generated when the host controller reads out the data. The 3885 merges two input buffer full (IBF) interrupt requests and two output buffer empty (OBE) interrupt requests as shown in Figure 44.

**Table 16 Function explanation of the control pin in LPC interface**

Pin name	Input/ Output	Function
P80/LAD0	I/O	These pins communicate address, control and data information between the host and the data bus buffer of the 3885.
P81/LAD1	I/O	
P82/LAD2	I/O	
P83/LAD3	I/O	
P84/ $\overline{LFRAME}$	I	Input the signal to indicate the start of new cycle and termination of abnormal communication cycles.
P85/ $\overline{LRESET}$	I	Input the signal to reset the LPC interface function.
P86/LCLK	I	Input the LPC synchronous clock signal.




Fig. 43 Block diagram of LPC interface function (1ch)






Fig. 44 Interrupt request circuit of data bus buffer

### [LPC Control Register (LPCCON)] 002A16

- SYNC output select bit (SYNCSEL)
  - "00": OK
  - "01": LONG & OK
  - "10": Err
  - "11": LONG & Err
- LPC interface software reset bit (LPCSR)
  - "0": Reset release (automatic)
  - "1": Reset
- LPC interface enable bit (LPCBEN)
  - "0": P80–P86 works as port
  - "1": P80–P86 works as LPC interface
- Data bus buffer 0 enable bit (DBBEN0)
  - "0": Data bus buffer 0 disable
  - "1": Data bus buffer 0 enable
- Data bus buffer 1 enable bit (DBBEN1)
  - "0": Data bus buffer 1 disable
  - "1": Data bus buffer 1 enable

Bits 0 and 1 of the LPC control register (LPCCON) specify the SYNC code output.

Bit 2 of the LPC control register (LPCCON) enables the LPC interface to enter the reset state by software. When LPCSR is set to "1", LPC interface is initialized in the same manner as the external "L" input to LRESET pin (See Figure 50). Writing "0" to LPCSR the reset state will be released after 1.5 cycle of  $\phi$  and this bit is cleared to "0".

### [Data Bus Buffer Status Register i (i = 0, 1) (DBBSTS0, DBBSTS1)] 002916, 002C16

Bits 0, 1 and 3 are read-only bits and indicate the status of the data bus buffer. Bits 2, 4, 5, 6 and 7 are user definable flags which can be read and written by software. The data bus buffer status register can be read out by the host controller when bit 2 of the slave address (A2) is "1".

#### •Bit 0: Output buffer full flag i (OBFi)

This bit is set to "1" when a data is written into the output data bus buffer i and cleared to "0" when the host controller reads out the data from the output data bus buffer i.

#### •Bit 1: Input buffer full flag i (IBFi)

This bit is set to "1" when a data is written into the input data bus buffer i by the host controller, and cleared to "0" when the data is read out from the input data bus buffer i by the internal CPU.

#### •Bit 3: XA2 flag (XA2i)

The bit 2 of slave address is latched while a data is written into the input data bus buffer i.

### [Input Data Bus Buffer i(i=0,1) (DBBIN0, DBBIN1)] 002816, 002B16

In I/O write cycle from the host controller, the data byte of the data phase is latched to DBBINi (i=0,1). The data of DBBINi can be read out from the data bus buffer registers (DBB0, DBB1) address in SFR area.

### [Output Data Bus Buffer i (i = 0, 1) (DBBOUT0, DBBOUT1)] 002816, 002B16

Writing data to data bus buffer registers (DBB0, DBB1) address from the internal CPU means writing to DBBOUTi (i = 0, 1). The data of DBBOUTi (i = 1, 0) is read out from the host controller when bit 2 of slave address (A2) is "0".

### [LPCi address register H/L (LPC0ADL, LPC1ADL / LPC0ADH, LPC1ADH)] 0FF016 to 0FF316

The slave addresses of data bus buffer channel i(i=0,1) are definable by setting LPCi address registers H/L (LPC0ADL, LPC0ADH, LPC1ADL, LPC1ADH). These registers can be set and cleared any time. When the internal CPU reads LPCi address register L, the bit 2 (A2) is fixed to "0". The bit 2 of slave address (A2) is latched to XA2i flag when the host controller writes the data. The slave addresses, set in these registers, is used for comparing with the addresses from the host controller.




Fig. 45 LPC control register





Fig. 46 Data bus buffer control register

LPC<sub>i</sub> address register L (i=0,1) (Note2)




Symbol	Address	When reset
LPC0ADL	0FF0 <sub>2</sub>	0000000 <sub>2</sub>
LPC1ADL	0FF2 <sub>2</sub>	0000000 <sub>2</sub>

Bit symbol	Bit name	R	W
LPCSAD0	Slave address bit 0	○	○
LPCSAD1	Slave address bit 1	○	○
LPCSAD2	Slave address bit 2 (Note 1)	○	×
LPCSAD3	Slave address bit 3	○	○
LPCSAD4	Slave address bit 4	○	○
LPCSAD5	Slave address bit 5	○	○
LPCSAD6	Slave address bit 6	○	○
LPCSAD7	Slave address bit 7	○	○

- Notes 1: Always returns "0" when read, even if writing "1" to this bit.  
 2: Do not set the same 16-bit slave address to both channel 0 and channel 1.

LPC<sub>i</sub> address register H (i=0,1)



Symbol	Address	When reset
LPC0ADH	0FF1 <sub>2</sub>	0000000 <sub>2</sub>
LPC1ADH	0FF3 <sub>2</sub>	0000000 <sub>2</sub>

Bit symbol	Bit name	R	W
LPCSAD8	Slave address bit 8	○	○
LPCSAD9	Slave address bit 9	○	○
LPCSAD10	Slave address bit 10	○	○
LPCSAD11	Slave address bit 11	○	○
LPCSAD12	Slave address bit 12	○	○
LPCSAD13	Slave address bit 13	○	○
LPCSAD14	Slave address bit 14	○	○
LPCSAD15	Slave address bit 15	○	○

Fig. 47 LPC related registers

## Basic Operation of LPC Interface

Set up steps for LPC interface is as below.

- Set the LPC interface enable bit (bit3 of LPCCON) to "1".
- Choose which data bus buffer channel use.
- Set the data bus buffer i enable bit (i = 0, 1) (bit 4 or 5 of LPCCON) to "1".
- Set the slave address to LPCi address register L and H (i = 0, 1) (LPC0ADL, LPC0ADH, LPC1ADL, LPC1ADH).

### (1) Example of I/O write cycle

The I/O write cycle timing is shown in Figure 48. The standard transfer cycle number of I/O write cycle is 13. The communication starts from the falling edge of LFRAME.

The data on LAD [3:0] is monitored at every rising edge of LCLK.


- 1<sup>st</sup> clock: The last clock when LFRAME is "Low". The host send "00002" on LAD [3:0] for communication start.
- 2<sup>nd</sup> clock: LFRAME is "High". The host send "001X2" on LAD [3:0] to inform the cycle type as I/O write.
- From 3<sup>rd</sup> clock to 6<sup>th</sup> clock : In these four cycles , the host sends 16-bit slave address. The 3885 compares it with the LPCi address register H and L (i = 0, 1).
  - 3<sup>rd</sup> clock: The slave address bit [15:12].
  - 4<sup>th</sup> clock: The slave address bit [11:8].
  - 5<sup>th</sup> clock: The slave address bit [7:4].
  - 6<sup>th</sup> clock: The slave address bit [3:0].
- 7<sup>th</sup> clock and 8<sup>th</sup> clock are used for one data byte transfer. The data is written to the input data bus buffer (DBBINi, i = 0, 1)
  - 7<sup>th</sup> clock: The host sends the data bit [3:0].
  - 8<sup>th</sup> clock: The host sends the data bit [7:4].
- 9<sup>th</sup> clock and 10<sup>th</sup> clock are for turning the communication direction from the host→the peripheral to the slave→the host.
  - 9<sup>th</sup> clock: The host outputs "11112" on LAD [3:0].
  - 10<sup>th</sup> clock: The LAD [3:0] is set to tri-state by the host to turn the communication direction.
- 11<sup>th</sup> clock: The 3885 outputs "00002" (SYNC OK) to LAD [3:0] for acknowledgment.
- 12<sup>th</sup> clock: The 3885 outputs "11112" to LAD [3:0]. In this timing the address bit 2 is latched to XA2i (bit3 of DBBSTSi), IBFi (bit 1 of DBBSTSi) is set to "1" and IBF interrupt signal is generated.
- 13<sup>th</sup> clock: The LAD [3:0] is set to tri-state by the host to turn the communication direction.

### (2) Example for I/O read cycle


The I/O read cycle timing is shown in Figure 49. The standard transfer cycle number of I/O read cycle is 13. The data on LAD [3:0] is monitored at every rising edge of LCLK. The communication starts from the falling edge of LFRAME.

- 1<sup>st</sup> clock: The last clock when LFRAME is "Low". The host sends "00002" on LAD [3:0] for communication start.
- 2<sup>nd</sup> clock: LFRAME is "High". The host sends "000X2" on LAD [3:0] to inform the cycle type as I/O read.
- From 3<sup>rd</sup> clock to 6<sup>th</sup> clock: In these four cycles , the host sends 16-bit slave address. The 3885 compares it with the LPCi address register H or L (i = 0, 1).
  - 3<sup>rd</sup> clock: The slave address bit [15:12].
  - 4<sup>th</sup> clock: The slave address bit [11:8].
  - 5<sup>th</sup> clock: The slave address bit [7:4].
  - 6<sup>th</sup> clock: The slave address bit [3:0].
- 7<sup>th</sup>clock and 8<sup>th</sup>clock are used for turning the communication direction from the host→the peripheral to the peripheral→the host.
  - 7<sup>th</sup> clock: The host outputs "11112" on LAD [3:0].
  - 8<sup>th</sup> clock: The LAD [3:0] is set to tri-state by the host to turn the communication direction.
- 9<sup>th</sup> clock: The 3885 outputs "00002" (SYNC OK) to LAD [3:0] for acknowledgment.
- 10<sup>th</sup> clock and 11<sup>th</sup> clock are used for one data byte transfer from the output data bus buffer i (DBBOUTi) or data bus buffer status register i (DBBSTSi).
  - 10<sup>th</sup> clock: The 3885 sends the data bit [3:0].
  - 11<sup>th</sup> clock: The 3885 sends the data bit [7:4].
- 12<sup>th</sup> clock: The 3885 outputs "11112" to LAD [3:0]. In this timing OBFi (bit 2 of DBBSTSi) is cleared to "0" and OBE interrupt signal is generated.
- 13<sup>th</sup> clock: The LAD [3:0] is set to tri-state by the host to turn the communication direction.

● Data write (I/O write cycle)




● Command write (I/O write cycle)




Note: LAD0 to LAD3 pins remain tri-state after transfer completion.

Fig. 48 Data and command write timing

● Data Read (I/O read cycle)



● Status Read (I/O read cycle)



**Notes 1:** LAD<sub>0</sub> to LAD<sub>3</sub> pins remain tri-state after transfer completion.  
**2:** OBFi flag does not change.

Fig. 49 Data and status read timing




Fig. 50 Reset timing and block

Table 17 Reset conditions of LPC interface function

	Pin name / Internal register	LRESET = "L"	Note	
Pin	P80/LAD0	Tri-state		
	P81/LAD1			
	P82/LAD2			
	P83/LAD3			
	P84/LFRAME			Input
	P85/LRESET			LPC bus interface function
	P86/LCLK			Input
Internal register	Input data bus buffer registeri	Keep same value before LRESET goes "L".		
	Output data bus buffer registeri			
	Uxi flag 7, 6, 5, 4, 2			
	XA2i flag	Initialization to "0".		
	IBFi flag	Initialization to "0".		There is possibility to generate IBF interrupt request.
	OBFi flag	Initialization to "0".		There is possibility to generate OBE interrupt request.
	LPCi address register	Keep same value before LRESET goes "L".		
LPCCON				



## SERIALIZED INTERRUPT

The serialized IRQ circuit communicates the interrupt status to the host controller based on the Serialized IRQ Support for PCI System, Version 6.0.

Table 18 shows the summary of serialized interrupt of 3885.

**Table 18 Summary of serialized IRQ function**

Item	Function
The factors of serialized IRQ	<p>The numbers of serialized IRQ factor that can output simultaneously are 3.</p> <ul style="list-style-type: none"> <li>• Channel 0 (IRQ1,IRQ2) <ul style="list-style-type: none"> <li>① Setting Software IRQ<sub>i</sub> (i = 1, 12) request bit (bits 0, 1 of SERIRQ) to "1".</li> <li>② The "1" of OBF0 and Hardware IRQ<sub>i</sub> ( i=1, 12) request bit (bits 3, 4 of SERCON) to "1".</li> </ul> </li> <li>• Channel 1 (IRQx ; user selectable) <ul style="list-style-type: none"> <li>① Setting the IRQx request bit (bit 7 of SERIRQ) to "1".</li> <li>② The "1" of OBF1 and Hardware IRQx request bit to "1".</li> </ul> </li> </ul>
The number of frame	<ul style="list-style-type: none"> <li>• Channel 0 (IRQ1, IRQ12) <ul style="list-style-type: none"> <li>① Setting Software IRQ1 request bit (bit 0 of SERIRQ) to "1" or detecting "1" of OBF0 with "1" of Hardware IRQ1 request bit (bit 4 of SERCON) selects IRQ1 Frame .</li> <li>② Setting IRQ12 Software request bit (bit 1 of SERIRQ) to "1" or detecting "1" of OBF0 with "1" of Hardware IRQ1 request bit (bit 4 of SERCON) selects IRQ12 Frame.</li> </ul> </li> <li>• Channel 1 (IRQx ; user selectable) <ul style="list-style-type: none"> <li>Setting IRQx frame select bit (bit 2-6 of SERIRQ) selects IRQ 1–15 frame or extend frame 0–10.</li> </ul> </li> </ul>
Operation clock	Synchronized with LCLK (Max. 33 MHz).
Clock restart	LPC clock restart enable bit (bit 1 of SERCON) enables restart owing to "L" output of CLKRUN with the interrupt when the LPC clock has stopped or slowed down.
Clock stop inhibition	LPC clock stop inhibition bit (bit 2 of SERCON) enables the inhibition of clock stop control during the IRQSER cycle when the clock tends to stop or slow down.




Fig. 51 Block diagram of serialized interrupt

### Register Explanation

The serialized IRQ function is configured and controlled by the serialized IRQ request register (SERIRQ) and the serialized IRQ control register (SERCON).

#### [Serialized IRQ control register (SERCON)] 001D16

##### Bit 0 : Serialized IRQ enable bit (SIRQEN )

This bit enables/disables the serialized IRQ interface. When this bit is "1", use of serialized IRQ is enabled. Then P87 functions as IRQ/Data line (SERIRQ) and P47 functions as  $\overline{\text{CLKRUN}}$ . Output structure of CLKRUN pin becomes N-channel open drain.

##### Bit 1 : LPC clock restart enable bit (RUNEN )

Setting this bit to "1" enables clock restart with "L" output of  $\overline{\text{CLKRUN}}$ .

##### Bit 2 : LPC clock stop inhibition bit (SUPEN )

Setting this bit to "1" makes  $\overline{\text{CLKRUN}}$  output change to "L" for inhibiting the clock stop.

##### Bit 3 : Hardware IRQ1 request bit (SEIR1)

When this bit is "1", OBF0 status is directly connected to the IRQ1 frame.

##### Bit 4 : Hardware IRQ12 request bit (SEIR12 )

When this bit is "1", OBF0 status is directly connected to IRQ12 frame.

##### Bit 5 : Hardware IRQx request bit (SEIRx )

When this bit is "1", OBF1 status is directly connected to the IRQx frame.

##### Bit 6 : IRQ1/IRQ12 disable bit (SCH0EN )

This bit controls whether the serialized IRQ channel 0 transfers the IRQ1 and IRQ12 frame to the host or not.

##### Bit 7 : IRQx output polarity bit (SCH1POL)

This bit selects IRx frame output level.




Fig. 52 Configuration of serialized IRQ control register

**[Serialized IRQ request register (SERIRQ)] 001F16**

The interrupt source is definable by this register.

**Bit 0 : Software IRQ1 request bit (IR1)**

SERIRQ line shows IR1 value at the sample phase of IRQ1 frame, when the SCH0EN is "1".

**Bit 1 : Software IRQ12 request bit (IR12)**

SERIRQ line shows IR12 value at the sample phase of IRQ12 frame, when the SCH0EN is "1".

**Bits 2-6 : IRQx frame select bits (ISi, i = 0-4)**

These bits select the active IRQ frame of serial IRQ channel 1. When these bit are "00002", the serial IRQ channel 1 is disabled.

**Bit 7 : Software IRQx request bit (IRx)**

SERIRQ line shows IRx value at the sample phase of IRQx frame which is selected by bits 2 to 6 of SERIRQ. Output level is selectable by the IRQx output polarity bit (SCH1POL).




Fig. 53 Structure of serialized IRQ request register

### Operation of Serialized IRQ

A cycle operation of serialized IRQ starts with Start Frame and finishes with Stop Frame. There are two modes of operation : Continuous (Idle) mode and Quiet (Active) mode. The next operation mode is determined by monitoring the stop frame pulse width.

#### ●Timing of serialized IRQ cycle

Figure 54 shows the timing diagram of serialized IRQ cycle.

#### (1) Start Frame

The Start Frame is detected when the SERIRQ line remains "L" in 4 to 8 clocks.

#### (2) IRQ/Data Frame

Each IRQ/Data Frame is three clocks. When the IRQ<sub>i</sub> (i = 0, 1, x) request is "0", then the SERIRQ line is driven to "L" during the Sample phase (1<sup>st</sup> clock) of the corresponding IRQ/Data frame, to "H" during the Recovery phase (2<sup>nd</sup> clock), to tri-state during the Turn-around phase (3<sup>rd</sup> clock). When the IRQ<sub>i</sub> request is "1", then the SERIRQ line is tri-state in all phases (3 clocks period).

#### (3) Stop Frame

The Stop Frame is detected when the SERIRQ line remains "L" in 2 or 3 clocks. The next operation mode is Quiet mode when the pulse width of "L" is 2 clocks. The next operation mode is the Continuous mode when the pulse width is 3 clocks.




Fig. 54 Timing diagram of serialized IRQ cycle

**Operation Mode**

Figure 55 shows the timing of continuous mode; Figure 56 shows that of Quiet mode.

**(1) Continuous mode**

Serialized IRQ cycles starts in Continuous mode after CPU reset in the case of  $\overline{\text{LRESET}} = \text{"L"}$  and the previous stop frame being 3 clocks.

After receiving the start frame; the IRQ1 Frame, IRQ12 Frame or IRQx frame is asserted.

**Note :** If the pulse width of "L" is less than 4 clocks, or 9 clocks or more; the start frame is not detected and the next start (the falling edge of SERIRQ) is waited.




Fig. 55 Timing diagram of Continuous mode

**(2) Quiet mode**

At clock stop, clock slow down or the pulse width of the last stop frame being 2 clocks, it is the Quiet mode.

In this mode the 3885 drives the SERIRQ line to "L" in the 1<sup>st</sup> clock. After that the host drives the rest start frame (Note). The IRQ1 frame, IRQ12 frame or IRQx frame is asserted.

**Note:** When the sum of pulse width of "L" driven by the 3885 in the 1<sup>st</sup> clock and driven by the host in the rest clocks is within 4 to 8-clock cycles, the start frame is detected.

If the sum of pulse width of "L" is less than 4 clocks, or 9 clocks or more; the start frame is not detected and the next start (the falling edge of SERIRQ) is waited.




Fig. 56 Timing diagram of Quiet mode

**Clock Restart/Stop Inhibition Request**

Asserting the CLKRUN signal can request the host to restart for clocks stopped or slowed down, or maintain the clock tending to stop or slow down.

Figure 57 shows the timing diagram of clock restart request; Figure 58 shows an example of timing of clock stop inhibition request.

**(1) Clock restart operation**

In case the LPC clock restart enable bit (bit 1 of SERCON) is "1" and the CLKRUN (BUS) is "H", when the serialized interrupt request occurs, the 3885 drives CLKRUN to "L" for requesting the PCI clock generator to restart the LCLK if the clock is slowed down or stopped.




Fig. 57 Timing diagram of clock restart request

**(2) Clock stop inhibition request**

In case the LPC clock stop inhibition bit (bit 2 of SERCON) is "1" and the serialized interrupt request is held, if the LCLK tends to stop, the 3885 drives CLKRUN to "L" for requesting the PCI clock generator not to stop LCLK.




Fig. 58 Timing diagram of clock stop inhibition request

## A-D CONVERTER

### [A-D Conversion Register 1,2 (AD1, AD2)] 003516, 003816

The A-D conversion register is a read-only register that stores the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

Bit 7 of the A-D conversion register 2 is the conversion mode selection bit. When this bit is set to "0," the A-D converter becomes the 10-bit A-D mode. When this bit is set to "1," that becomes the 8-bit A-D mode. The conversion result of the 8-bit A-D mode is stored in the A-D conversion register 1. As for 10-bit A-D mode, 10-bit reading or 8-bit reading can be performed by selecting the reading procedure of the A-D conversion register 1, 2 after A-D conversion is completed (in Figure 60).

The A-D conversion register 1 performs the 8-bit reading inclined to MSB after reset, the A-D conversion is started, or reading of the A-D converter register 1 is generated; and the register becomes the 8-bit reading inclined to LSB after the A-D converter register 2 is generated.

### [AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A-D conversion process. Bits 0 to 2 select a specific analog input pin. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, and changes to "1" when an A-D conversion ends. Writing "0" to this bit starts the A-D conversion.

### Comparison Voltage Generator

The comparison voltage generator divides the voltage between AVSS and VREF into 1024, and outputs the divided voltages in the 10-bit A-D mode (256 division in 8-bit A-D mode).

The A-D converter successively compares the comparison voltage Vref in each mode, dividing the VREF (see below), with the input voltage.

- 10-bit A-D mode (10-bit reading)

$$V_{ref} = \frac{V_{REF}}{1024} \times n \quad (n = 0-1023)$$

- 10-bit A-D mode (8-bit reading)

$$V_{ref} = \frac{V_{REF}}{256} \times n \quad (n = 0-255)$$

- 8-bit A-D mode

$$V_{ref} = \frac{V_{REF}}{256} \times (n-0.5) \quad (n = 1-255)$$

$$= 0 \quad (n = 0)$$

## Channel Selector

The channel selector selects one of ports P60/AN0 to P67/AN7, and inputs the voltage to the comparator.

## Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the A-D conversion registers 1, 2. When an A-D conversion is completed, the control circuit sets the A-D conversion completion bit and the A-D interrupt request bit to "1".

Note that because the comparator consists of a capacitor coupling, set f(XIN) to 500 kHz or more during an A-D conversion.




Fig. 59 Structure of AD/DA control register




Fig. 60 Structure of 10-bit A-D mode reading






Fig. 61 Block diagram of A-D converter

**D-A CONVERTER**

The 3885 group has two internal D-A converters (DA1 and DA2) with 8-bit resolution.

The D-A converter is performed by setting the value in each D-A conversion register. The result of D-A conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to "1".

When using the D-A converter, the corresponding port direction register bit (P56 for DA1 or P57 for DA2) must be set to "0" (input status).

The output analog voltage V is determined by the value n (decimal notation) in the D-A conversion register as follows:

$$V = V_{REF} \times n / 256 \quad (n = 0 \text{ to } 255)$$

Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to "0016", the DA output enable bits are cleared to "0", and the P56/DA1/PWM01 and P57/DA2/PWM11 pins become high impedance.

The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.




Fig. 62 Block diagram of D-A converter




Fig. 63 Equivalent connection circuit of D-A converter (DA1)

## COMPARATOR CIRCUIT Comparator Configuration

The comparator circuit consists of the ladder resistors, the analog comparators, a comparator control circuit, the comparator reference input selection bit (bit 7 of PCTL2), a comparator data register (CMPD), the comparator reference power source input pin (P20/CMPREF) and analog input pins (P30–P37). The analog input pin (P30–P37) also functions as an ordinary digital port.

### Comparator Operation

To activate the comparator circuit, first set port P3 to input mode by setting the corresponding direction register (P3D) to "0" to use port P3 as an analog voltage input pin. The internal fixed analog voltage ( $V_{CC} \times 29/32$ ) can be generated by setting "1" to the comparator reference input selection bit (bit 7 of PCTL2). The internal fixed analog voltage becomes about 2.99 V at  $V_{CC} = 3.3$  V. When setting "0" to the comparator reference input selection bit, the P20/CMPREF pin becomes the comparator reference power source input pin and it is possible to input the comparator reference power source optionally from the external. The voltage comparison is immediately performed by the writing operation to the comparator

data register (CMPD). After 14 cycles of the internal system clock  $\phi$  (the time required for the comparison), the comparison result is stored in the comparator data register (CMPD).

If the analog input voltage is greater than the internal reference voltage, each bit of this register is "1"; if it is less than the internal reference voltage, each bit of this register is "0". To perform another comparison, the voltage comparison must be performed again by writing to the comparator data register (CMPD).

Read the result when 14 cycles of  $\phi$  or more have passed after the comparator operation starts. The ladder resistor is turned on during 14 cycles of  $\phi$ , which is required for the comparison, and the reference voltage is generated. An unnecessary current is not consumed because the ladder resistor is turned off while the comparator operation is not performed. Since the comparator consists of capacitor coupling, the electric charge may be lost if the clock frequency is low.

Keep the clock frequency more than 1 MHz during the comparator operation. Do not execute the STP, WIT, or port P3 I/O instruction.




Fig. 64 Comparator circuit

**RESET CIRCUIT**

To reset the microcomputer, RESET pin should be held at an "L" level for 16 X<sub>IN</sub> cycle or more. (When the power source voltage should be between 3.3V ± 0.3V and the oscillation should be stable.) Then the RESET pin set to "H", the reset state is released. After the reset is completed, the program starts from the address FFFC<sub>16</sub> (high-order byte) and address FFFD<sub>16</sub> (low-order byte). Make sure that the reset input voltage is less than 0.6 V for V<sub>CC</sub> of 3.0 V.




Fig. 65 Reset circuit example




Fig. 66 Reset sequence

	Address	Register contents		Address	Register contents
(1) Port P0 (P0)	0000 <sub>16</sub>	00 <sub>16</sub>	(38) Timer X (TX)	0025 <sub>16</sub>	FF <sub>16</sub>
(2) Port P0 direction register (P0D)	0001 <sub>16</sub>	00 <sub>16</sub>	(39) Prescaler Y (PREY)	0026 <sub>16</sub>	FF <sub>16</sub>
(3) Port P1 (P1)	0002 <sub>16</sub>	00 <sub>16</sub>	(40) Timer Y (TY)	0027 <sub>16</sub>	FF <sub>16</sub>
(4) Port P1 direction register (P1D)	0003 <sub>16</sub>	00 <sub>16</sub>	(41) Data bus buffer register 0 (DBB0)	0028 <sub>16</sub>	X X X X X X X X
(5) Port P2 (P2)	0004 <sub>16</sub>	00 <sub>16</sub>	(42) Data bus buffer status register 0 (DBBSTS0)	0029 <sub>16</sub>	00 <sub>16</sub>
(6) Port P2 direction register (P2D)	0005 <sub>16</sub>	00 <sub>16</sub>	(43) LPC control register (LPCCON)	002A <sub>16</sub>	00 <sub>16</sub>
(7) Port P3 (P3)	0006 <sub>16</sub>	00 <sub>16</sub>	(44) Data bus buffer register 1 (DBB1)	002B <sub>16</sub>	X X X X X X X X
(8) Port P3 direction register (P3D)	0007 <sub>16</sub>	00 <sub>16</sub>	(45) Data bus buffer status register 1 (DBBSTS1)	002C <sub>16</sub>	00 <sub>16</sub>
(9) Port P4 (P4)	0008 <sub>16</sub>	00 <sub>16</sub>	(46) Comparator data register (CMPD)	002D <sub>16</sub>	00 <sub>16</sub>
(10) Port P4 direction register (P4D)	0009 <sub>16</sub>	00 <sub>16</sub>	(47) Port control register 1 (PCTL1)	002E <sub>16</sub>	00 <sub>16</sub>
(11) Port P5 (P5)	000A <sub>16</sub>	00 <sub>16</sub>	(48) Port control register 2 (PCTL2)	002F <sub>16</sub>	00 <sub>16</sub>
(12) Port P5 direction register (P5D)	000B <sub>16</sub>	00 <sub>16</sub>	(49) PWM0H register (PWM0H)	0030 <sub>16</sub>	X X X X X X X X
(13) Port P6 (P6)	000C <sub>16</sub>	00 <sub>16</sub>	(50) PWM0L register (PWM0L)	0031 <sub>16</sub>	X 0 X X X X X X
(14) Port P6 direction register (P6D)	000D <sub>16</sub>	00 <sub>16</sub>	(51) PWM1H register (PWM1H)	0032 <sub>16</sub>	X X X X X X X X
(15) Port P7 (P7)	000E <sub>16</sub>	00 <sub>16</sub>	(52) PWM1L register (PWM1L)	0033 <sub>16</sub>	X 0 X X X X X X
(16) Port P7 direction register (P7D)	000F <sub>16</sub>	00 <sub>16</sub>	(53) AD/DA control register (ADCON)	0034 <sub>16</sub>	0 0 0 0 1 0 0 0
(17) Port P8 (P8)	0010 <sub>16</sub>	00 <sub>16</sub>	(54) A-D conversion register 1 (AD1)	0035 <sub>16</sub>	X X X X X X X X
(18) Port P8 direction register (P8D)	0011 <sub>16</sub>	00 <sub>16</sub>	(55) D-A1 conversion register (DA1)	0036 <sub>16</sub>	00 <sub>16</sub>
(19) I <sup>2</sup> C data shift register (S0)	0012 <sub>16</sub>	X X X X X X X X	(56) D-A2 conversion register (DA2)	0037 <sub>16</sub>	00 <sub>16</sub>
(20) I <sup>2</sup> C address register (S0D)	0013 <sub>16</sub>	00 <sub>16</sub>	(57) A-D conversion register 2 (AD2)	0038 <sub>16</sub>	0 0 0 0 0 0 X X
(21) I <sup>2</sup> C status register (S1)	0014 <sub>16</sub>	0 0 0 1 0 0 0 X	(58) Interrupt source selection register (INTSEL)	0039 <sub>16</sub>	00 <sub>16</sub>
(22) I <sup>2</sup> C control register (S1D)	0015 <sub>16</sub>	00 <sub>16</sub>	(59) Interrupt edge selection register (INTEdge)	003A <sub>16</sub>	00 <sub>16</sub>
(23) I <sup>2</sup> C clock control register (S2)	0016 <sub>16</sub>	00 <sub>16</sub>	(60) CPU mode register (CPUM)	003B <sub>16</sub>	0 1 0 0 1 0 0 0
(24) I <sup>2</sup> C start/stop condition control register (S2D)	0017 <sub>16</sub>	0 0 0 1 1 0 1 0	(61) Interrupt request register 1 (IREQ1)	003C <sub>16</sub>	00 <sub>16</sub>
(25) Transmit/Receive buffer register (TB/RB)	0018 <sub>16</sub>	X X X X X X X X	(62) Interrupt request register 2 (IREQ2)	003D <sub>16</sub>	00 <sub>16</sub>
(26) Serial I/O status register (SIOSTS)	0019 <sub>16</sub>	1 0 0 0 0 0 0 0	(63) Interrupt control register 1 (ICON1)	003E <sub>16</sub>	00 <sub>16</sub>
(27) Serial I/O control register (SIOCON)	001A <sub>16</sub>	00 <sub>16</sub>	(64) Interrupt control register 2 (ICON2)	003F <sub>16</sub>	00 <sub>16</sub>
(28) UART control register (UARTCON)	001B <sub>16</sub>	1 1 1 0 0 0 0 0	(65) LPC0 address register L (LPC0ADL)	0FF0 <sub>16</sub>	00 <sub>16</sub>
(29) Baud rate generator (BRG)	001C <sub>16</sub>	X X X X X X X X	(66) LPC0 address register H (LPC0ADH)	0FF1 <sub>16</sub>	00 <sub>16</sub>
(30) Serialized IRQ control register (SERCON)	001D <sub>16</sub>	00 <sub>16</sub>	(67) LPC1 address register L (LPC1ADL)	0FF2 <sub>16</sub>	00 <sub>16</sub>
(31) Watchdog timer control register (WDTCON)	001E <sub>16</sub>	0 0 1 1 1 1 1 1	(68) LPC1 address register H (LPC1ADH)	0FF3 <sub>16</sub>	00 <sub>16</sub>
(32) Serialized IRQ request register (SERIRQ)	001F <sub>16</sub>	X X X X X X X X	(69) Port P5 input register (P5I)	0FF8 <sub>16</sub>	00 <sub>16</sub>
(33) Prescaler 12 (PRE12)	0020 <sub>16</sub>	FF <sub>16</sub>	(70) Port control register 3 (PCTL3)	0FF9 <sub>16</sub>	00 <sub>16</sub>
(34) Timer 1 (T1)	0021 <sub>16</sub>	01 <sub>16</sub>	(71) Flash memory control register (FMCR)	0FFE <sub>16</sub>	X X X 0 0 0 0 1
(35) Timer 2 (T2)	0022 <sub>16</sub>	FF <sub>16</sub>	(72) Processor status register (PS)		X X X X X 1 X X
(36) Timer XY mode register (TM)	0023 <sub>16</sub>	00 <sub>16</sub>	(73) Program counter (PC <sub>H</sub> )		FFFF <sub>16</sub> contents
(37) Prescaler X (PREX)	0024 <sub>16</sub>	FF <sub>16</sub>	(73) Program counter (PC <sub>L</sub> )		FFFC <sub>16</sub> contents

**Note :** X : Not fixed  
Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.

Fig. 67 Internal status at reset

## CLOCK GENERATING CIRCUIT

The 3885 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between X<sub>IN</sub> and X<sub>OUT</sub> (X<sub>CIN</sub> and X<sub>COU</sub>T). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between X<sub>IN</sub> and X<sub>OUT</sub> since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between X<sub>CIN</sub> and X<sub>COU</sub>T.

Immediately after power on, only the X<sub>IN</sub> oscillation circuit starts oscillating, and X<sub>CIN</sub> and X<sub>COU</sub>T pins function as I/O ports.

### Frequency Control

#### (1) Middle-speed mode

The internal clock  $\phi$  is the frequency of X<sub>IN</sub> divided by 8. After reset, this mode is selected.

#### (2) High-speed mode

The internal clock  $\phi$  is half the frequency of X<sub>IN</sub>.

#### (3) Low-speed mode

The internal clock  $\phi$  is half the frequency of X<sub>CIN</sub>.

#### ■Note

If you switch the mode between middle/high-speed and low-speed, stabilize both X<sub>IN</sub> and X<sub>CIN</sub> oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that  $f(X_{IN}) > 3f(X_{CIN})$ .

#### (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock X<sub>IN</sub> in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1". When the main clock X<sub>IN</sub> is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

## Oscillation Control

### (1) Stop mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level, and X<sub>IN</sub> and X<sub>CIN</sub> oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is "0," the prescaler 12 is set to "FF<sub>16</sub>" and timer 1 is set to "01<sub>16</sub>". When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.

Either X<sub>IN</sub> or X<sub>CIN</sub> divided by 16 is input to the prescaler 12 as count source, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock  $\phi$  is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to "1" before the STP instruction stops the oscillator. When the oscillator is restarted by reset, apply "L" level to the  $\overline{\text{RESET}}$  pin until the oscillation is stable since a wait time will not be generated.

### (2) Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level, but the oscillator does not stop. The internal clock  $\phi$  restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 68 Ceramic resonator circuit




Fig. 69 External clock input circuit





Fig. 70 System clock generating circuit block diagram (Single-chip mode)



- Notes 1 :** Switch the mode by the allows shown between the mode blocks. (Do not switch between the modes directly without an allow.)
- 2 :** The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended.
- 3 :** Timer operates in the wait mode.
- 4 :** When the stop mode is ended, a delay of approximately 1 ms occurs by connecting prescaler 12 and Timer 1 in middle/high-speed mode.
- 5 :** When the stop mode is ended, a delay of approximately 0.25 s occurs by Timer 1 and Timer 2 in low-speed mode.
- 6 :** Wait until oscillation stabilizes after oscillating the main clock X<sub>IN</sub> before the switching from the low-speed mode to middle/high-speed mode.
- 7 :** The example assumes that 8 MHz is being applied to the X<sub>IN</sub> pin and 32 kHz to the X<sub>CIN</sub> pin. φ indicates the internal clock.

Fig. 71 State transitions of system clock



### FLASH MEMORY MODE

The 3885 (flash memory version) has an internal new DINOR flash memory that can be reprogrammed with 2 power sources when Vcc is 3.3 V.

For this flash memory, two flash memory modes are available in which to read, program, and erase: parallel I/O and a CPU reprogram mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). Each mode is detailed in the pages to follow.

The flash memory of the 3885 is divided into User ROM area and Boot ROM area as shown in Figure 72.

In addition to the ordinary user ROM area to store a microcomputer operation control program, 3885 program has a Boot ROM area that is used to store a program to control reprogramming in CPU reprogram mode. The user can store a reprogram control software in this area that suits the user's application system. This Boot ROM area can be reprogrammed in only parallel I/O mode.




Fig. 72 Block diagram of flash memory version

## Parallel I/O Mode

The parallel I/O mode is entered by making connections shown in Figures 73 and then turning the Vcc power supply on.

### Address

The user ROM is divided into two blocks as shown in Figure 72. The block address referred to in this data sheet is the maximum address value of each block.

## User ROM and Boot ROM Areas

In parallel I/O mode, the user ROM and boot ROM areas shown in Figure 72 can be rewritten. The BSEL pin is used to choose between these two areas. The user ROM area is selected by pulling the BSEL input low; the boot ROM area is selected by driving the BSEL input high. Both areas of flash memory can be operated on in the same way.

Program and block erase operations can be performed in the user ROM area. The user ROM area and its blocks are shown in Figure 72.

The user ROM area is 60 Kbytes in size. In parallel I/O mode, it is located at addresses 1000<sub>16</sub> through FFFF<sub>16</sub>. The boot ROM area is 4 Kbytes in size. In parallel I/O mode, it is located at addresses F000<sub>16</sub> through FFFF<sub>16</sub>. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.)

In the Boot ROM area, an erase block operation is applied to only one 4 Kbyte block.

## Functional Outline (Parallel I/O Mode)

In parallel I/O mode, bus operation modes—Read, Output Disable, Standby, Write, and Deep Power Down—are selected by the status of the  $\overline{CE}$ , OE,  $\overline{WE}$ , and RP input pins.

The contents of erase, program, and other operations are selected by writing a software command. The data, status register, etc. in memory can only be read out by a read after software command input.

Program and erase operations are controlled using software commands.

The following explains about bus operation modes, software commands, and status register.

## Bus Operation Modes

### Read

The Read mode is entered by pulling the OE pin low when the CE pin is low and the  $\overline{WE}$  and RP pins are high. There are two read modes: array, and status register, which are selected by software command input. In read mode, the data corresponding to each software command entered is output from the data I/O pins D0–D7. The read array mode is automatically selected when the device is powered on or after it exits deep power down mode.

### Output Disable

The output disable mode is entered by pulling the  $\overline{CE}$  pin low and the  $\overline{WE}$ , OE, and RP pins high. Also, the data I/O pins are placed in the high-impedance state.

### Standby

The standby mode is entered by driving the  $\overline{CE}$  pin high when the RP pin is high. Also, the data I/O pins are placed in the high-impedance state. However, if the  $\overline{CE}$  pin is set high during erase or program operation, the internal control circuit does not halt immediately and normal power consumption is required until the operation under way is completed.

### Write

The write mode is entered by pulling the  $\overline{WE}$  pin low when the CE pin is low and the OE and RP pins are high. In this mode, the device accepts the software commands or write data entered from the data I/O pins. A program, erase, or some other operation is initiated depending on the content of the software command entered here. The input data such as address and software command is latched at the rising edge of  $\overline{WE}$  or CE whichever occurs earlier.

### Deep Power Down

The deep power down is entered by pulling the RP pin low. Also, the data I/O pins are placed in the high-impedance state. When the device is freed from deep power down mode, the read array mode is selected and the content of the status register is set to “80<sub>16</sub>.” If the RP pin is pulled low during erase or program operation, the operation under way is canceled and the data in the relevant block becomes invalid.

Table 19 Relationship between control signals and bus operation modes

Mode		Pin name	$\overline{CE}$	OE	$\overline{WE}$	RP	D0 to D7
Read	Array		VIL	VIL	VIH	VIH	Data output
	Status register		VIL	VIL	VIH	VIH	Status register data output
Output disabled			VIL	VIH	VIH	VIH	Hi-z
Stand by			VIH	X	X	VIH	Hi-z
Write	Program		VIL	VIH	VIL	VIH	Command/data input
	Erase		VIL	VIH	VIL	VIH	Command input
	Other		VIL	VIH	VIL	VIH	Command input
Deep power down			X	X	X	VIL	Hi-z

Note : X can be VIL or VIH.

Table 20 Description of Pin Function (Flash Memory Parallel I/O Mode)

Pin name	Signal name	I/O	Function
VCC,VSS	Power supply input	I	Apply 3.0 ± 0.3 V to the Vcc pin and 0 V to the Vss pin.
CNVSS	Power supply input	I	Connect to V <sub>pp</sub> = 5V ± 0.5V.
RESET	Reset input	I	Input "L" level.
XIN	Clock input	I	Connect a ceramic or crystal resonator between the XIN and XOUT pins. When entering an externally derived clock, enter it from XIN and leave XOUT open.
XOUT	Clock output	O	
AVSS	Analog power supply input	I	Connect to Vss.
VREF	Reference voltage input	I	Connect to Vss.
P00 to P07	Address input A0 to A7	I	This is address A0–A7 input pins.
P10 to P17	Address input A8 to A15	I	These are address A8–A15 input pins.
P20 to P27	Data I/O D0 to D7	I/O	These are data D0–D7 input/output pins.
P30	Input P30	I	Input "H" or "L" or keep open.
P31	BSEL input	I	This is a BSEL input pin.
P32	Input P32	I	Input "H" or "L" or keep open.
P33	WE input	I	This is a WE input pin.
P34	RP input	I	This is a RP input pin.
P35	RY/BY output	O	This is a RY/BY output pin.
P36	CE input	I	This is a CE input pin.
P37	OE input	I	This is a OE input pin.
P40 to P45	Input P40 to P45	I	Input "H" or "L" or keep open.
P46	Flash mode Input	I	Connect "L" for Parallel I/O mode.
P47	Input P47	I	Input "H" or "L" or keep open.
P50 to P57	Input P5	I	Input "H" or "L" or keep open.
P60 to P67	Input P6	I	Input "H" or "L" or keep open.
P70 to P77	Input P7	I	Input "H" or "L" or keep open.
P80 to P87	Input P8	I	Input "H" or "L" or keep open.




Fig. 73 Pin connection diagram in parallel I/O mode

## Software Commands

Table 21 lists the software commands. By entering a software command from the data I/O pins (D<sub>0</sub>–D<sub>7</sub>) in Write mode, specify the content of the operation, such as erase or program operation, to be performed.

The following explains the content of each software command.

### Read Array Command (FF<sub>16</sub>)

The read array mode is entered by writing the command code “FF<sub>16</sub>” in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the content of the specified address is output from the data I/O pins (D<sub>0</sub>–D<sub>7</sub>).

The read array mode is retained intact until another command is written.

The read array mode is also selected automatically when the device is powered on and after it exits deep power down mode.

### Read Status Register Command (70<sub>16</sub>)

When the command code “70<sub>16</sub>” is written in the first bus cycle, the content of the status register is output from the data I/O pins (D<sub>0</sub>–D<sub>7</sub>) by a read in the second bus cycle. Since the content of the status register is updated at the falling edge of OE or CE, the OE or CE signal must be asserted each time the status is read. The status register is explained in the next section.

### Clear Status Register Command (50<sub>16</sub>)

This command is used to clear the bits SR<sub>4</sub>,SR<sub>5</sub> of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code “50<sub>16</sub>” in the first bus cycle.

Table 21 Software command list (parallel I/O mode)

Command	Cycle number	First bus cycle			Second bus cycle		
		Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )	Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )
Read array	1	Write	X(Note 4)	FF <sub>16</sub>			
Read status register	2	Write	X	70 <sub>16</sub>	Read	X	SRD(Note 1)
Clear status register	1	Write	X	50 <sub>16</sub>			
Program	2	Write	X	40 <sub>16</sub>	Write	WA(Note 2)	WD(Note 2)
Block erase	2	Write	X	20 <sub>16</sub>	Write	BA(Note 3)	D0 <sub>16</sub>

Notes 1: SRD = Status Register Data

2: WA = Write Address, WD = Write Data

3: BA = Block Address (Enter the maximum address of each block)

4: X denotes a given address in the user ROM area or boot ROM area.

**Program Command (40<sub>16</sub>)**

The program operation starts when the command code “40<sub>16</sub>” is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.

Whether the write operation is completed can be confirmed by reading the status register or the RY/BY signal status. When the program starts, the read status register mode is accessed automatically and the content of the status register can be read out from the data bus (D<sub>0</sub>–D<sub>7</sub>). The status register bit 7 (SR7) is set to “0” at the same time the write operation starts and is returned to “1” upon completion of the write operation. In this case, the read status register mode remains active until the read array command (FF<sub>16</sub>) is written.

The RY/BY pin is “L” during write operation and “H” when the write operation is completed as is the status register bit 7.

At program end, program results can be checked by reading the status register.

**Block Erase Command (20<sub>16</sub>/D0<sub>16</sub>)**

By writing the command code “20<sub>16</sub>” in the first bus cycle and the confirmation command code “D0<sub>16</sub>” in the second bus cycle that follows to the block address of a flash memory block, the system initiates a block erase (erase and erase verify) operation.

Whether the block erase operation is completed can be confirmed by reading the status register or the RY/BY signal. At the same time the block erase operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to “0” at the same time the block erase operation starts and is returned to “1” upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF<sub>16</sub>) is written.

The RY/BY pin is “L” during block erase operation and “H” when the block erase operation is completed as is the status register bit 7.

After the block erase operation is completed, the status register can be read out to know the result of the block erase operation. For details, refer to the section where the status register is detailed.




Fig. 74 Page program flowchart




Fig. 75 Block erase flowchart

### Status Register

The status register indicates status such as whether an erase operation or a program ended successfully or in error. It can be read under the following conditions.

- (1) In the read array mode when the read status register command (7016) is written and the block address is subsequently read.
- (2) In the period from when the program write or auto erase starts to when the read array command (FF16)

The status register is cleared in the following situations.

- (1) By writing the clear status register command (5016)
- (2) In the deep power down mode
- (3) In the power supply off state

Table 22 gives the definition of each status register bit. When power is turned on or returning from the deep power down mode, the status register outputs "8016".

### Sequencer status (SR7)

The sequencer status indicates the operating status of the flash memory. When power is turned on or returning from the deep power down mode, "1" is set for it. This bit is "0" (busy) during the write or erase operations and becomes "1" when these operations ends.

### Erase Status (SR5)

The erase status reports the operating status of the erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is set to "0".

### Program Status (SR4)

The program status reports the operating status of the write operation. If a write error occurs, it is set to "1". When the program status is cleared, it is set to "0".

If "1" is written for any of the SR5, SR4 bits, the program erase all blocks, block erase, commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register.

Also, any commands are not correct, both SR5 and SR4 are set to "1".

### Full Status Check

Results from executed erase and program operations can be known by running a full status check. Figure 76 shows a flowchart of the full status check and explains how to remedy errors which occur.

### Ready/Busy (RY/BY) pin

The RY/BY pin is an output pin (N-channel open drain output) which, like the sequencer status (SR7), indicates the operating status of the flash memory. It is "L" level during auto program or auto erase operations and becomes to the high impedance state (ready state) when these operations end. The RY/BY pin requires an external pull-up.

Table 22 Status register

Each bit of SRD0 bits	Status name	Definition	
		"1"	"0"
SR7 (D7)	Sequencer status	Ready	Busy
SR6 (D6)	Reserved	-	-
SR5 (D5)	Erase status	Ended in error	Ended successfully
SR4 (D4)	Program status	Ended in error	Ended successfully
SR3 (D3)	Reserved	-	-
SR2 (D2)	Reserved	-	-
SR1 (D1)	Reserved	-	-
SR0 (D0)	Reserved	-	-




Fig. 76 Full status check flowchart and remedial procedure for errors



## CPU Reprogram Mode

In CPU reprogram mode, the on-chip flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).

In CPU reprogram mode, only the user ROM area shown in Figure 72 can be reprogrammed; the Boot ROM area cannot be reprogrammed. Make sure the program and block erase commands are issued for only the user ROM area.

The control program for CPU reprogram mode can be stored in either user ROM or Boot ROM area. In the CPU reprogram mode, because the flash memory cannot be read from the CPU, the reprogram control software must be transferred to internal RAM area before it can be executed.

## Microcomputer Mode and Boot Mode

The control software for CPU reprogram mode must be programmed into the user ROM or Boot ROM area in parallel I/O mode beforehand. (If the control software is programmed into the Boot ROM area, the standard serial I/O mode becomes unusable.)

See Figure 72 for details about the Boot ROM area.

Normal microcomputer mode is entered when the microcomputer is released from reset with pulling CNVss pin low. In this case, the CPU starts operating using the control software in the user ROM area.

When the microcomputer is released from reset by pulling the P46/SCLK pin high, the CNVss pin high, the CPU starts operating using the control software in the Boot ROM area (program start address should be stored FFFC<sub>16</sub>, FFFD<sub>16</sub>). This mode is called the "boot mode".

## Block Address

Block addresses refer to the maximum address of each block. These addresses are used in the block erase command. In case of the M38859FF, these are two block.

## Outline Performance (CPU Reprogram Mode)

In the CPU reprogram mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This reprogram control software must be transferred to internal RAM before it can be executed.

The CPU reprogram mode is accessed by applying  $5V \pm 10\%$  to the CNVss pin and writing "1" for the CPU reprogram mode select bit (bit 1 in address 0FFE<sub>16</sub>). Software commands are accepted once the mode is accessed.

Use software commands to control software and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.

Figure 77 shows the flash memory control register.

Bit 0 is the RY/ $\overline{BY}$  status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0". Otherwise, it is "1".

Bit 1 is the CPU reprogram mode select bit. When this bit is set to "1" and  $5V \pm 10\%$  are applied to the CNVss pin, the M38859FF enters the CPU reprogram mode. Software commands are accepted once the mode is accessed. In CPU reprogram mode, the CPU becomes unable to access the internal flash memory. Therefore, use the con-

trol software in RAM for write to bit 1. To set this bit to "1", it is necessary to write "0" and then write "1" in succession. The bit can be set to "0" by only writing a "0".

Bit 2 is the CPU reprogram mode entry flag. This bit can be read to check whether the CPU reprogram mode has been entered or not. Bit 3 is the flash memory reset bit used to reset the control circuit of the internal flash memory. This bit is used when exiting CPU reprogram mode and when flash memory access has failed. When the CPU reprogram mode select bit is "1", writing "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0".

Bit 4 is the User area/Boot area selection bit. When this bit is set to "1", Boot ROM area is accessed, and CPU reprogram mode in Boot ROM area is available. In boot mode, this bit is set "1" automatically. To set and clear this bit must be operated in RAM area.

Figure 78 shows a flowchart for setting/releasing the CPU reprogram mode.

## Notes on CPU Reprogram Mode

Described below are the precautions to be observed when reprogram the flash memory in CPU reprogram mode.

### (1) Operation speed

During CPU reprogram mode, set the internal clock  $\phi$  frequency 4MHz or less using the main clock division ratio selection bits (bit 6,7 at 003B<sub>16</sub>).

### (2) Instructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during CPU reprogram mode.

### (3) Interrupts inhibited against use

The interrupts cannot be used during CPU reprogram mode because they refer to the internal data of the flash memory.

### (4) Watchdog timer

In case of the watchdog timer has been running already, the internal reset generated by watchdog timer underflow does not happen, because of watchdog timer is always clearing during program or erase operation.

### (5) Reset

Reset is always valid. In case of CNVss = "H" when reset is released, boot mode is active. So the program starts from the address contained in address FFFC<sub>16</sub> and FFFD<sub>16</sub> in boot ROM area.




Fig. 77 Flash memory control registers




Fig. 78 CPU rewrite mode set/reset flowchart

## Software Commands

Table 23 lists the software commands.

After setting the CPU reprogram mode select bit to "1", write a software command to specify an erase or program operation.

The content of each software command is explained below.

### Read Array Command (FF<sub>16</sub>)

The read array mode is entered by writing the command code "FF<sub>16</sub>" in the first bus cycle. When an address to be read is input in next bus cycles, the content of the specified address is read out at the data bus (D<sub>0</sub>–D<sub>7</sub>).

The read array mode is retained intact until another command is written. And after power on and after recover from deep power down mode, this mode is selected also.

### Read Status Register Command (70<sub>16</sub>)

When the command code "70<sub>16</sub>" is written in the first bus cycle, the content of the status register is read out at the data bus (D<sub>0</sub>–D<sub>7</sub>) by a read in the second bus cycle.

The status register is explained in the next section.

### Clear Status Register Command (50<sub>16</sub>)

This command is used to clear the bits SR<sub>1</sub>,SR<sub>4</sub> and SR<sub>5</sub> of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code "50<sub>16</sub>" in the first bus cycle.

Table 23 List of software commands (CPU rewrite mode)

Command	Cycle number	First bus cycle			Second bus cycle		
		Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )	Mode	Address	Data (D <sub>0</sub> to D <sub>7</sub> )
Read array	1	Write	X (Note 4)	FF <sub>16</sub>			
Read status register	2	Write	X	70 <sub>16</sub>	Read	X	SRD (Note 1)
Clear status register	1	Write	X	50 <sub>16</sub>			
Program	2	Write	X	40 <sub>16</sub>	Write	WA (Note 2)	WD (Note 2)
Block erase	2	Write	X	20 <sub>16</sub>	Write	BA (Note 3)	D0 <sub>16</sub>

**Note 1:** SRD = Status Register Data

**2:** WA = Write Address, WD = Write Data

**3:** BA = Block Address (Enter the maximum address of each block.)

**4:** X denotes a given address in the user ROM area .

### Program Command (40<sub>16</sub>)

Program operation starts when the command code "40<sub>16</sub>" is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.

Whether the program operation is completed can be confirmed by reading the status register or the RY/BY status flag. When the program starts, the read status register mode is accessed automatically and the content of the status register is read into the data bus (D0–D7). The status register bit 7 (SR7) is set to "0" at the same time the program operation starts and is returned to "1" upon completion of the program operation. In this case, the read status register mode remains active until the read array command (FF<sub>16</sub>) is written.

The RY/BY status flag is "0" during program operation and "1" when the program operation is completed as is the status register bit 7.

At program end, program results can be checked by reading the status register.




Fig. 79 Program flowchart

### Block Erase Command (20<sub>16</sub>/D0<sub>16</sub>)

By writing the command code "20<sub>16</sub>" in the first bus cycle and the confirmation command code "D0<sub>16</sub>" in the second bus cycle that follows to the block address of a flash memory block, the system initiates a block erase (erase and erase verify) operation.

Whether the block erase operation is completed can be confirmed by reading the status register or the RY/BY status flag. At the same time the block erase operation starts, the read status register mode is automatically entered, so the content of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the block erase operation starts and is returned to "1" upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF<sub>16</sub>) is written.

The RY/BY status flag is "0" during block erase operation and "1" when the block erase operation is completed as is the status register bit 7.

After the block erase operation is completed, the status register can be read out to know the result of the block erase operation. For details, refer to the section where the status register is detailed.




Fig. 80 Erase flowchart

## Status Register

The status register shows the operating state of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways.

- (1) By reading an arbitrary address from the user ROM area after writing the read status register command (70<sub>16</sub>)
- (2) By reading an arbitrary address from the user ROM area in the period from when the program starts or erase operation starts to when the read array command (FF<sub>16</sub>) is input

Table 24 shows the status register.

Also, the status register can be cleared in the following way.

- (1) By writing the clear status register command (50<sub>16</sub>)
- (2) In the deep power down mode
- (3) In the power supply off state

After a reset, the status register is set to "80<sub>16</sub>".

Each bit in this register is explained below.

## Sequencer status (SR7)

After power-on, and after recover from deep power down mode, the sequencer status is set to "1"(ready).

The sequencer status indicates the operating status of the device. This status bit is set to "0" (busy) during program or erase operation and is set to "1" upon completion of these operations.

## Erase status (SR5)

The erase status informs the operating status of erase operation to the CPU. When an erase error occurs, it is set to "1".

The erase status is reset to "0" when cleared.

## Program status (SR4)

The program status informs the operating status of write operation to the CPU. When a write error occurs, it is set to "1".

The program status is reset to "0" when cleared.

If "1" is set for any of the SR5 or SR4 bits, the program, erase all blocks, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (50<sub>16</sub>) and clear the status register.

Also, any commands are not correct, both SR5 and SR4 are set to "1".

Table 24 Definition of each bit in status register

Each bit of SRD0 bits	Status name	Definition	
		"1"	"0"
SR7 (bit7)	Sequencer status	Ready	Busy
SR6 (bit6)	Reserved	-	-
SR5 (bit5)	Erase status	Terminated in error	Terminated normally
SR4 (bit4)	Program status	Terminated in error	Terminated normally
SR3 (bit3)	Reserved	-	-
SR2 (bit2)	Reserved	-	-
SR1 (bit1)	Reserved	-	-
SR0 (bit0)	Reserved	-	-

**Full Status Check**

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 81 shows a full status check flowchart and the action to be taken when each error occurs.




Fig. 81 Full status check flowchart and remedial procedure for errors

## Functions To Inhibit Rewriting Flash Memory

To prevent the contents of the flash memory data from being read out or rewritten easily, the device incorporates a ROM code protect function for use in parallel I/O mode.

### ROM code protect function

The ROM code protect function is the function inhibit reading out or modifying the contents of the flash memory version by using the ROM code protect control address (FFDB<sub>16</sub>) during parallel I/O mode. Figure 82 shows the ROM code protect control address (FFDB<sub>16</sub>). (This address exists in the user ROM area.)

If one of the pair of ROM code protect bits is set to "0", ROM code

protect is turned on, so that the contents of the flash memory data are protected against readout and reprogram. ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a manufactures inspection test also. When an attempt is made to select both level 1 and level 2, level 2 is selected by default.

If both of the two ROM code protect reset bits are set to "00", ROM code protect is turned off, so that the contents of the flash memory data can be read out or reprogram. Once ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use CPU reprogram mode to reprogram the contents of the ROM code protect reset bits.




Fig. 82 ROM code protect control address

## Flash Memory Electrical Characteristics

**Table 25** Flash memory mode Electrical characteristics  
 (Ta = 25°C, Vcc = 3.3 ± 0.3V unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I <sub>PP1</sub>	V <sub>PP</sub> power source current (read)				100	μA
I <sub>PP2</sub>	V <sub>PP</sub> power source current (program)				60	mA
I <sub>PP3</sub>	V <sub>PP</sub> power source current (erase)				30	mA
V <sub>IL</sub>	“L” input voltage (Note)		0		0.8	V
V <sub>IH</sub>	“H” input voltage (Note)		2.0		V <sub>CC</sub>	V
V <sub>PP</sub>	V <sub>PP</sub> power source voltage		4.5		5.5	V

**Note:** Input pins for parallel I/O mode.



## NOTES ON PROGRAMMING

### Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

### Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

### Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

### Timers

If a value  $n$  (between 0 and 255) is written to a timer latch, the frequency division ratio is  $1/(n+1)$ .

### Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

### Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

### Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the SRDY signal, set the transmit enable bit, the receive enable bit, and the SRDY output enable bit to "1".

Serial I/O continues to output the final bit from the TXD pin after transmission is completed.

In clock-synchronous mode, an external clock is used as synchronous clock, write transmission data to the transmit buffer register during transfer clock is "H".

### A-D Converter

The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.

Therefore, make sure that  $f(XIN)$  is at least on 500 kHz during an A-D conversion.

Do not execute the STP or WIT instruction during an A-D conversion.

### D-A Converter

When a D-A converter is not used, set all values of D-A<sub>i</sub> conversion registers ( $i=1, 2$ ) to "0016".

### Instruction Execution Time

The instruction execution time is obtained by multiplying the period of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The period of the internal clock  $\phi$  is twice of the XIN period in high-speed mode.

## NOTES ON USAGE

### Handling of Power Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin) and GND pin (VSS pin), between power source pin (VCC pin) and analog power source input pin (AVSS pin), and between program power source pin (CNVSS/VPP) and GND pin for flash memory version when on-board reprogramming is executed. Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01  $\mu$ F–0.1  $\mu$ F is recommended.

### Flash Memory Version

The CNVSS pin is connected to the internal memory circuit block by a low-ohmic resistance, since it has the multiplexed function to be a programmable power source pin (VPP pin) as well.

To improve the noise reduction, connect a track between CNVSS pin and VSS pin with 1 to 10 k $\Omega$  resistance.

For the mask ROM version, there is no operational interference even if CNVSS pin is connected to VSS pin via a resistor.

### Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufacturing processes.

When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please perform sufficient evaluations for the commercial samples of the Mask ROM version.

### DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

1. Mask ROM Order Confirmation Form
2. Mark Specification Form
3. Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk.

For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage:  
<http://www.infocom.maec.co.jp/indexe.htm>

## ELECTRICAL CHARACTERISTICS

**Table 26 Absolute maximum ratings**

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Power source voltages	All voltages are based on Vss. Output transistors are cut off.	-0.3 to 4.6	V
Vi	Input voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P80-P87, VREF RESET, XIN		-0.3 to Vcc +0.3	V
Vi	Input voltage P70-P77		-0.3 to 5.8	V
Vi	Input voltage CNVss (Note 1)		-0.3 to 6.5	V
Vi	Input voltage CNVss (Note 2)		-0.3 to Vcc +0.3	V
Vo	Output voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P80-P87, XOUT		-0.3 to Vcc +0.3	V
Vo	Output voltage P70-P77		-0.3 to 5.8	V
Pd	Power dissipation		Ta = 25 °C	500
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

Notes 1: Flash memory version  
2: Mask ROM version

**Table 27 Recommended operating conditions**

(Vcc = 3.3 V ± 0.3V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
VCC	Power source voltage	3.0	3.3	3.6	V
VSS	Power source voltage		0		V
VREF	Analog reference voltage	when A-D converter is used	2.0	Vcc	V
		when D-A converter is used	2.7	Vcc	
AVSS	Analog power source voltage		0		V
VIA	A-D converter input voltage AN0-AN7	AVSS		Vcc	V
VIH	"H" input voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P80-P87, RESET, CNVss	0.8Vcc		Vcc	V
VIH	"H" input voltage P70-P77	0.8Vcc		5.5	V
VIH	"H" input voltage (when TTL input level is selected) P70-P75	2.0		5.5	V
VIH	"H" input voltage (when I <sup>2</sup> C-BUS input level is selected) SDA, SCL	0.7Vcc		5.5	V
VIH	"H" input voltage (when SMBUS input level is selected) SDA, SCL	1.4		5.5	V
VIH	"H" input voltage XIN, XCIN	0.8Vcc		Vcc	V
VIL	"L" input voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87, RESET, CNVss	0		0.2Vcc	V
VIL	"L" input voltage (when TTL input level is selected) P70-P75	0		0.8	V
VIL	"L" input voltage (when I <sup>2</sup> C-BUS input level is selected) SDA, SCL	0		0.3Vcc	V
VIL	"L" input voltage (when SMBUS input level is selected) SDA, SCL	0		0.6	V
VIL	"L" input voltage XIN, XCIN	0		0.16Vcc	V

**Table 28 Recommended operating conditions**  
(V<sub>CC</sub> = 3.3 V ± 0.3V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
ΣIOH(peak)	"H" total peak output current P00-P07, P10-P17, P20-P23, P30-P37, P80-P87			-80	mA
ΣIOH(peak)	"H" total peak output current P40-P47, P50-P57, P60-P67			-80	mA
ΣIOL(peak)	"L" total peak output current P00-P07, P10-P17, P20-P23, P30-P37, P80-P87			80	mA
ΣIOL(peak)	"L" total peak output current P24-P27			80	mA
ΣIOL(peak)	"L" total peak output current P40-P47, P50-P57, P60-P67, P70-P77			80	mA
ΣIOH(avg)	"H" total average output current P00-P07, P10-P17, P20-P27, P30-P37, P80-P87			-40	mA
ΣIOH(avg)	"H" total average output current P40-P47, P50-P57, P60-P67			-40	mA
ΣIOL(avg)	"L" total average output current P00-P07, P10-P17, P20-P23, P30-P37, P80-P87			40	mA
ΣIOL(avg)	"L" total average output current P24-P27			40	mA
ΣIOL(avg)	"L" total average output current P40-P47, P50-P57, P60-P67, P70-P77			40	mA

**Note :** The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

**Table 29 Recommended operating conditions**  
(V<sub>CC</sub> = 3.3 V ± 0.3V, T<sub>a</sub> = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
IOH(peak)	"H" peak output current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P80-P87 ( <b>Note 1</b> )			-10	mA
IOL(peak)	"L" peak output current P00-P07, P10-P17, P20-P23, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87 ( <b>Note 1</b> )			10	mA
IOL(peak)	"L" peak output current P24-P27 ( <b>Note 1</b> )			20	mA
IOH(avg)	"H" average output current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P80-P87 ( <b>Note 2</b> )			-5	mA
IOL(avg)	"L" average output current P00-P07, P10-P17, P20-P23, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87 ( <b>Note 2</b> )			5	mA
IOL(avg)	"L" peak output current P24-P27 ( <b>Note 2</b> )			15	mA
f(XIN)	Main clock input oscillation frequency ( <b>Note 3</b> )			8	MHz
f(XCIN)	Sub-clock input oscillation frequency ( <b>Notes 3, 4</b> )		32.768	50	kHz

**Notes 1:** The peak output current is the peak current flowing in each port.

**2:** The average output current IOL(avg), IOH(avg) are average value measured over 100 ms.

**3:** When the oscillation frequency has a duty cycle of 50%.

**4:** When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

**Table 30 Electrical characteristics**  
(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VOH	"H" output voltage P00-P07, P10-P17, P20-P27 P30-P37, P40-P47, P50-P57 P60-P67, P80-P87 (Note)	IOH = -5 mA	VCC-1.0			V
VOL	"L" output voltage P00-P07, P10-P17, P20-P27 P30-P37, P40-P47, P50-P57 P60-P67, P70-P77, P80-P87	IOH = 5 mA			1.0	V
		IOH = 1.6 mA			0.4	V
VT+~VT-	Hysteresis CNTR0, CNTR1, INT0, INT1 INT20-INT40, INT21-INT41, INT5 P30-P37, RxD, SCLK, LRESET LFRAME, LCLK, SERIRQ			0.4		V
IiH	"H" input current P00-P07, P10-P17, P20-P27 P30-P37, P40-P47, P50-P57 P60-P67, P70-P77, P80-P87 RESET, CNVSS	Vi = VCC (Pin floating. Pull-up transistors "off")			5.0	μA
IiH	"H" input current XIN	Vi = VCC		3		μA
IiL	"L" input current P00-P07, P10-P17, P20-P27 P30-P37, P40-P47, P50-P57 P60-P67, P70-P77, P80-P87 RESET, CNVSS	Vi = VSS (Pin floating. Pull-up transistors "off")			-5.0	μA
IiL	"L" input current XIN	Vi = VSS		-3	-100	μA
IiL	"L" input current P30-P37 (at Pull-up)	Vi = VSS	-13	-50	3.6	μA
VRAM	RAM hold voltage	When clock stopped	2.0			V

**Note:** P00-P03 are measured when the P00-P03 output structure selection bit (bit 0 of PCTL1) is "0".  
P04-P07 are measured when the P04-P07 output structure selection bit (bit 1 of PCTL1) is "0".  
P10-P13 are measured when the P10-P13 output structure selection bit (bit 2 of PCTL1) is "0".  
P14-P17 are measured when the P14-P17 output structure selection bit (bit 3 of PCTL1) is "0".  
P42, P43, P44, and P46 are measured when the P4 output structure selection bit (bit 2 of PCTL2) is "0".  
P45 is measured when the P45/TxD P-channel output disable bit (bit 4 of UARTCON) is "0".

**Table 31 Electrical characteristics**  
(V<sub>CC</sub> = 3.3 V ± 0.3V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = -20 to 85 °C, Mask ROM version unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I <sub>CC</sub>	Power source current	High-speed mode f(X <sub>IN</sub> ) = 8 MHz f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		2.5	7	mA
		High-speed mode f(X <sub>IN</sub> ) = 8 MHz (in WIT state) f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		0.8	2	mA
		Middle-speed mode f(X <sub>IN</sub> ) = 8 MHz f(X <sub>CIN</sub> ) = stopped Output transistors "off"		1.5	4	mA
		Middle-speed mode f(X <sub>IN</sub> ) = 8 MHz (in WIT state) f(X <sub>CIN</sub> ) = stopped Output transistors "off"		0.6	1.5	mA
		Low-speed mode f(X <sub>IN</sub> ) = stopped f(X <sub>CIN</sub> ) = 32.768 kHz Output transistors "off"		15	40	μA
		Low-speed mode f(X <sub>IN</sub> ) = stopped f(X <sub>CIN</sub> ) = 32.768 kHz (in WIT state) Output transistors "off"		10	20	μA
		Additional current when A-D converter works f(X <sub>IN</sub> ) = 8 MHz		500		μA
		Additional current when LPC I/F functions LCLK = 33 MHz		1.5		mA
		All oscillation stopped (in STP state) Output transistors "off"	T <sub>a</sub> = 25 °C		0.1	1.0
T <sub>a</sub> = 85 °C				10	μA	

**Table 32 Electrical characteristics**

(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = -20 to 85 °C, Flash memory version, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
Icc	Power source current	High-speed mode f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "off"		6.0	13	mA	
		High-speed mode f(XIN) = 8 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors "off"		0.8	2	mA	
		Middle-speed mode f(XIN) = 8 MHz f(XCIN) = stopped Output transistors "off"		2.0	7	mA	
		Middle-speed mode f(XIN) = 8 MHz (in WIT state) f(XCIN) = stopped Output transistors "off"		0.6	1.5	mA	
		Low-speed mode f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"		100	200	μA	
		Low-speed mode f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"		10	20	μA	
		Additional current when A-D converter works f(XIN) = 8 MHz		500		μA	
		Additional current when LPC I/F functions LCLK = 33 MHz		1.5		mA	
		All oscillation stopped (in STP state) Output transistors "off"	Ta = 25 °C		0.1	1.0	μA
			Ta = 85 °C			10	μA

**Table 33 A-D converter characteristics (1)**

(VCC = 3.3 V ± 0.3V, VREF = 2.0 V to VCC, VSS = AVSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

10-bit A-D mode (when conversion mode selection bit (bit 7 of AD2) is "0")

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
–	Resolution					10	bit
–	Absolute accuracy (excluding quantization error)		VCC = VREF = 3.3 V			±4	LSB
tCONV	Conversion time					61	2tc(XIN)
RLADDER	Ladder resistor			12	35	100	kΩ
IVREF	Reference power source input current	at A-D converter operated	VREF = 3.3 V	50	150	200	μA
		at A-D converter stopped	VREF = 3.3 V			5	μA
II(AD)	A-D port input current					5.0	μA

**Table 34 A-D converter characteristics (2)**

(VCC = 3.3 V ± 0.3V, VREF = 2.0 V to VCC, VSS = AVSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

8-bit A-D mode (when conversion mode selection bit (bit 7 of AD2) is "1")

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
–	Resolution					8	bit
–	Absolute accuracy (excluding quantization error)		VCC = VREF = 3.3 V			±2	LSB
tCONV	Conversion time					50	2tc(XIN)
RLADDER	Ladder resistor			12	35	100	kΩ
IVREF	Reference power source input current	at A-D converter operated	VREF = 3.3 V	50	150	200	μA
		at A-D converter stopped	VREF = 3.3 V			5	μA
II(AD)	A-D port input current					5.0	μA

**Table 35 D-A converter characteristics**

(VCC = 3.3 V ± 0.3V, VREF = 2.7 V to VCC, VSS = AVSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
–	Resolution					8	Bits
–	Absolute accuracy					1.0	%
tsu	Setting time					3	μs
RO	Output resistor			2	3.5	5	kΩ
IVREF	Reference power source input current					2.1	mA

**Table 36 Comparator characteristics**

(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
–	Absolute accuracy		1LSB = VCC/16			1/2	LSB
TCONV	Conversion time		at 8 MHz operating			3.5	μs
			at 4 MHz operating			7	μs
VIA	Analog input voltage			0		VCC	V
IIA	Analog input current					5.0	μA
RLADDER	Ladder resistor			20	40	50	kΩ
CMPREF	Internal reference voltage				29VCC/32		V
	External reference input voltage			VCC/32		VCC	V



**Table 37 Timing requirements**

(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tW(RESET)	Reset input "L" pulse width	16			tc(XIN)
tC(XIN)	Main clock input cycle time	125			ns
tWH(XIN)	Main clock input "H" pulse width	50			ns
tWL(XIN)	Main clock input "L" pulse width	50			ns
tC(XCIN)	Sub-clock input cycle time	20			μs
tWH(XCIN)	Sub-clock input "H" pulse width	5			μs
tWL(XCIN)	Sub-clock input "L" pulse width	5			μs
tC(CNTR)	CNTR0, CNTR1 input cycle time	200			ns
tWH(CNTR)	CNTR0, CNTR1 input "H" pulse width	80			ns
tWL(CNTR)	CNTR0, CNTR1 input "L" pulse width	80			ns
tWH(INT)	INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "H" pulse width	80			ns
tWL(INT)	INT0, INT1, INT20, INT30, INT40, INT21, INT31, INT41 input "L" pulse width	80			ns
tC(SCLK1)	Serial I/O clock input cycle time <b>(Note)</b>	800			ns
tWH(SCLK1)	Serial I/O clock input "H" pulse width <b>(Note)</b>	370			ns
tWL(SCLK1)	Serial I/O clock input "L" pulse width <b>(Note)</b>	370			ns
tsu(RxD-SCLK1)	Serial I/O input setup time	220			ns
th(SCLK1-RxD)	Serial I/O input hold time	100			ns

**Note :** When bit 6 of SIOCON is "1" (clock synchronous).  
Divide this value by four when bit 6 of SIOCON is "0" (UART).

**Table 38 Switching characteristics**

(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
tWH (SCLK)	Serial I/O clock output "H" pulse width	Fig. 90	tc(SCLK)/2-30			ns
tWL (SCLK)	Serial I/O clock output "L" pulse width		tc(SCLK)/2-30			ns
td (SCLK-TxD)	Serial I/O output delay time <b>(Note 1)</b>				140	ns
tv (SCLK-TxD)	Serial I/O output valid time <b>(Note 1)</b>		-30			ns
tr (SCLK)	Serial I/O clock output rising time				30	ns
tf (SCLK)	Serial I/O clock output falling time				30	ns
tr (CMOS)	CMOS output rising time <b>(Note 2)</b>			10	30	ns
tf (CMOS)	CMOS output falling time <b>(Note 2)</b>			10	30	ns

**Notes 1:** When the P45/TxD P-channel output disable bit (bit 4 of UARTCON) is "0".  
**2:** The XOUT pin is excluded.




Fig. 83 Circuit for measuring output switching characteristics

Timing diagram





Fig. 84 Timing diagram

**Table 39 Multi-master I<sup>2</sup>C-BUS bus line characteristics**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
t <sub>BUF</sub>	Bus free time	4.7		1.3		μs
t <sub>HD;STA</sub>	Hold time for START condition	4.0		0.6		μs
t <sub>LOW</sub>	Hold time for SCL clock = "0"	4.7		1.3		μs
t <sub>R</sub>	Rising time of both SCL and SDA signals		1000	20+0.1C <sub>b</sub>	300	ns
t <sub>HD;DAT</sub>	Data hold time	0		0	0.9	μs
t <sub>HIGH</sub>	Hold time for SCL clock = "1"	4.0		0.6		μs
t <sub>F</sub>	Falling time of both SCL and SDA signals		300	20+0.1C <sub>b</sub>	300	ns
t <sub>SU;DAT</sub>	Data setup time	250		100		ns
t <sub>SU;STA</sub>	Setup time for repeated START condition	4.7		0.6		μs
t <sub>SU;STO</sub>	Setup time for STOP condition	4.0		0.6		μs


**Note:** C<sub>b</sub> = total capacitance of 1 bus line



**Fig. 85 Timing diagram of multi-master I<sup>2</sup>C-BUS**

**Table 40** Timing requirements and switching characteristics  
(VCC = 3.3 V ± 0.3V, VSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
t <sub>c</sub> (CLK)	LCLK clock input cycle time	30			ns
t <sub>WH</sub> (CLK)	LCLK clock input "H" pulse width	11			ns
t <sub>WL</sub> (CLK)	LCLK clock input "L" pulse width	11			ns
t <sub>su</sub> (D-C)	input set up time	LAD <sub>3</sub> to LAD <sub>0</sub> ,	13		ns
		SERIRQ, CLKRUN, LFRAME	7		
t <sub>h</sub> (C-D)	input hold time	LAD <sub>3</sub> to LAD <sub>0</sub> , CLKRUN, LFRAME	0		ns
		SERIRQ,	2		
t <sub>v</sub> (C-D)	LAD <sub>3</sub> to LAD <sub>0</sub> , SERIRQ, CLKRUN valid delay time	2		15	ns
t <sub>off</sub> (A-F)	LAD <sub>3</sub> to LAD <sub>0</sub> , SERIRQ, CLKRUN floating output delay time			28	ns



**Fig. 86** Timing diagram of LPC Interface and Serialized IRQ


PACKAGE OUTLINE

80P6Q-A

(MMP)

Plastic 80pin 12X12mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP80-P-1212-0.5	-	0.47	Cu Alloy



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A1	0	0.1	0.2
A2	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	11.9	12.0	12.1
E	11.9	12.0	12.1
e	-	0.5	-
HD	13.8	14.0	14.2
HE	13.8	14.0	14.2
L	0.3	0.5	0.7
L1	-	1.0	-
Lp	0.45	0.6	0.75
A3	-	0.25	-
x	-	-	0.08
y	-	-	0.1
theta	0°	-	10°
b2	-	0.225	-
l2	0.9	-	-
MD	-	12.4	-
ME	-	12.4	-

# Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss arising from these inaccuracies or errors.
- Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.





## Стандарт Электрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научно-исследовательскими институтами России.

С нами вы становитесь еще успешнее!

### Наши контакты:

**Телефон:** +7 812 627 14 35

**Электронная почта:** [sales@st-electron.ru](mailto:sales@st-electron.ru)

**Адрес:** 198099, Санкт-Петербург,  
Промышленная ул, дом № 19, литера Н,  
помещение 100-Н Офис 331