



---

The following document contains information on Cypress products. Although the document is marked with the name "Spansion", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

#### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

# S6J3110 Series

32-bit Microcontroller  
Spansion® Traveo™ Family  
S6J311AHAA / S6J3119HAA / S6J3118HAA

*Data Sheet (Full Production)*

---



**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.

**ARM**®

## Notice On Data Sheet Designations

SpanSion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of SpanSion data sheet designations are presented here to highlight their presence and definitions.

### Advance Information

The Advance Information designation indicates that SpanSion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue.

SpanSion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at SpanSion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. SpanSion Inc. reserves the right to change or discontinue work on this proposed product without notice."

### Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. SpanSion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the SpanSion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

### Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification.

SpanSion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the SpanSion product(s) described herein. SpanSion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

# S6J3110 Series

32-bit Microcontroller  
Spansion® Traveo™ Family  
S6J311AHAA / S6J3119HAA / S6J3118HAA

*Data Sheet (Full Production)*

---



## 1. Description

This section provides an overview of the S6J3110 series.

The S6J3110 series is a set of 32-bit microcontrollers designed for in-vehicle use. It uses the ARM® Cortex-R5 CPU as a CPU.

**Note:**

- ARM, Cortex®, Thumb are the registered trademarks of ARM Limited in the EU and other countries.

## Table of Contents

<b>1. Description</b> .....	<b>3</b>
<b>2. Features</b> .....	<b>5</b>
2.1 Cortex-R5 Core .....	5
2.2 Peripheral Functions .....	6
<b>3. Product Lineup</b> .....	<b>9</b>
<b>4. Pin Assignment</b> .....	<b>11</b>
<b>5. Pin Description</b> .....	<b>12</b>
<b>6. I/O Circuit Types</b> .....	<b>22</b>
<b>7. Handling Precautions</b> .....	<b>25</b>
7.1 Precautions for Product Design.....	25
7.2 Precautions for Package Mounting .....	27
7.3 Precautions for Use Environment.....	29
<b>8. Handling Devices</b> .....	<b>30</b>
<b>9. Block Diagram</b> .....	<b>33</b>
<b>10. Memory Map</b> .....	<b>34</b>
<b>11. Pin Status in CPU Status</b> .....	<b>39</b>
<b>12. Electrical Characteristics</b> .....	<b>42</b>
12.1 Absolute Maximum Ratings.....	42
12.2 Recommended Operating Conditions .....	44
12.3 DC Characteristics .....	45
12.4 AC Characteristics .....	53
12.4.1 Source Clock Timing .....	53
12.4.2 Internal Clock Timing .....	55
12.4.3 Reset Input.....	59
12.4.4 Power-on Conditions.....	60
12.4.5 Multi-function Serial.....	61
12.5 Timer Input Timing .....	81
12.6 Trigger Input Timing .....	82
12.7 NMI Input Timing.....	83
12.8 Low-Voltage Detection (External Low-Voltage Detection).....	84
12.9 Low-Voltage Detection (Internal Low-Voltage Detection).....	85
12.10 Low-Voltage Detection (1.2 V Power Supply Low-Voltage Detection) .....	85
12.11 A/D Converter .....	86
12.11.1 Electrical Characteristics .....	86
12.11.2 Notes on Using A/D Converters .....	88
12.11.3 Definition of terms .....	89
12.12 Flash Memory .....	91
<b>13. Ordering Information</b> .....	<b>92</b>
<b>14. Part Number Option</b> .....	<b>92</b>
<b>15. Package Dimensions</b> .....	<b>93</b>
<b>16. Major Changes</b> .....	<b>94</b>

## 2. Features

This section explains the features of the S6J3110 series.

### 2.1 Cortex-R5 Core

This section explains the Cortex-R5 CPU core.

- ARM® Cortex®-R5
- 32-bit ARM architecture
  - 2-instruction issuance super scalar
  - 8-stage pipeline
- ARMv7/Thumb®-2 instruction set
- MPU (memory protection) equipped
  - 16-area support
- ECC support for the TCM ports
  - 1-bit error correction and 2-bit error detection (SEC-DED)
- TCM ports
  - 2 TCM ports
    - ATCM port
    - BTCM port (B0TCM, B1TCM)
- Caches
  - Instruction cache 16 KB
  - Data cache 16 KB
- VIC port
  - Low latency interrupt
- AXI master interface
  - 64-bit AXI interface (instruction/data access)
  - 32-bit AXI interface (I/O access)
- AXI slave interface
  - 64-bit AXI interface (TCM port access)
- ETM-R5 trace

## 2.2 Peripheral Functions

This section explains peripheral functions.

- Clock generation
  - Main clock oscillation (4 MHz)
  - No sub clock oscillation
  - CR oscillation (100 kHz)
  - CR oscillation (4 MHz)
- Built-in flash memory size
  - Program: 1024 K + 64 KB (S6J311AHAA) / 768 K + 64 KB (S6J3119HAA) / 512 K + 64 KB (S6J3118HAA)
  - Work: 48 KB (S6J311AHAA) / 48 KB (S6J3119HAA) / 48 KB (S6J3118HAA)
- Built-in RAM size
  - TCRAM 64 KB (S6J311AHAA) / 48 KB (S6J3119HAA) / 32 KB (S6J3118HAA)
  - System SRAM 16 KB (S6J311AHAA) / 16 KB (S6J3119HAA) / 16 KB (S6J3118HAA)
  - Backup RAM 8 KB (S6J311AHAA) / Backup RAM 8 KB (S6J3119HAA) / Backup RAM 8 KB (S6J3118HAA)
- General-purpose ports: 116 channels (S6J311AHAA) / 116 channels (S6J3119HAA) / 116 channels (S6J3118HAA)
- DMA controller
  - Up to 16 channels can be activated simultaneously.
- A/D converter (successive approximation type)
  - 12-bit resolution, 2 units mounted: Max 56 channels (25 channels + 31 channels) (S6J311AHAA) / Max 56 channels (25 channels + 31 channels) (S6J3119HAA) / Max 56 channels (25 channels + 31 channels) (S6J3118HAA)
- External interrupt input: 16 channels
  - Level ("H"/"L") and edge (rising/falling) can be detected.
- Multi-function serial (transmission and reception FIFOs mounted) :Max 4 channels (S6J311AHAA) / Max 4 channels (S6J3119HAA) / Max 4 channels (S6J3118HAA)
  - <UART (asynchronous serial interface) >
    - Full duplex, double buffering system; 64-byte transmission FIFO, 64-byte reception FIFO
    - Parity check can be enabled/disabled.
    - Built-in dedicated baud rate generator
    - An external clock can be used as a transfer clock.
    - Parity, frame, overrun error detection functions are available.
    - DMA transfer is supported.
  - <CSIO (synchronous serial interface) >
    - Full duplex, double buffering system; 64-byte transmission FIFO, 64-byte reception FIFO
    - Support for SPI. Both master and slave roles are supported. Data length in bits can be set to a value from 5 to 16 or one of the values of 20, 24, and 32.
    - Built-in dedicated baud rate generator (master operation)
    - External clock input is enabled (slave operation).
    - Overrun error detection function is available.
    - DMA transfer is supported.
    - Serial chip select SPI function

## &lt;LIN-UART (asynchronous serial interface for LIN) &gt;

- Full duplex, double buffering system; 64-byte transmission FIFO, 64-byte reception FIFO
- Support for LIN protocol revision 2.1
- Both master and slave roles are supported.
- Framing error and overrun error detection
- LIN Synch break generation and detection, LIN Synch Delimiter generation
- Built-in dedicated baud rate generator
- The external clock can be adjusted by the reload counter.  
DMA transfer is supported.
- CAN controller: CAN-FD Max 1 channel
  - CAN transfer speed :Max 5Mbps
  - CAN Clock :Max 40MHz
  - 192 message buffers/channel (reception message buffer size)
- Base timer: Max 30 channels
  - 16bit Timer.
  - It is selectable by 4 functions of the PWM/PPG/PWC/Reload Timer.
  - 2-channel cascade connection enables operation as a 32-bit timer.(PWC and Reload Timer)
- Free-run timer: Max 6 channels
  - 32bit Timer.
  - Main clock oscillation and CR oscillation are available.
  - Free-run timer output can work in combination with an input capture and an output compare.
- Input capture: Max 12 channels
  - 32bit Timer.
- Output compare: Max 12 channels
  - 32bit Timer.
- Real time clock (RTC) (day/hour/minute/second)
  - Main clock oscillation or CR oscillation (100 kHz) can be selected as an operation clock.
- Calibration: Real time clock (RTC) driven by the CR clock
  - Correction can be done by configuring the prescaler of the real time clock based on the ratio between the main clock and the CR clock.
- Clock supervisor
  - Abnormality (such as damaged crystal) of the main clock oscillation (4 MHz) can be monitored.
  - The clock can switch to the CR clock when an abnormality is detected.
  - PLL abnormality can be detected.
- CRC generation
  - Fixed-length CRC
    - CCITT CRC16 generator polynomial: 0x1021
    - IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7
- Watchdog timer
  - Hardware watchdog
  - Software watchdog
- NMI
- I/O relocation
  - Peripheral function pin locations can be changed.
- Low-power consumption control



- Standby function
- Power-off function
- Power-on reset
- Low-voltage detection reset
- Security
  - Flash security
  - Interface security (JTAG + test port)
  - SHE
  - Unique device ID
- Package: LEU144 (S6J311xHAA)
- CMOS 55 nm technology
- Power supply
  - 5 V single power supply
  - The voltage step-down circuit generates internal 1.2 V from 5 V.
  - 5 V power supply is used for I/O.

### 3. Product Lineup

The following table lists the product lineup of the S6J3110 series.

**Table 3-1 Memory Size**

		S6J311AHAA	S6J3119HAA	S6J3118HAA
Flash	Program	1024K bytes + Small sector (8 KB x 8)	768K bytes + Small sector (8 KB x 8)	512K bytes + Small sector (8 KB x 8)
	Work	48K bytes	48K bytes	48K bytes
RAM	TCRAM	64K bytes	48K bytes	32K bytes
	System SRAM	16K bytes	16K bytes	16K bytes
	Backup RAM	8K bytes	8K bytes	8K bytes

**Table 3-2 Product Lineup**


	S6J311xHAA
CPU core	Cortex-R5
CMOS 55 nm technology	55 nm
Package	LEU144
Main clock	4 MHz
Built-in CR oscillator	100 kHz
	4 MHz
Maximum CPU operating frequency	96 MHz
Watchdog timer	1 channel (hardware) 1 channel (software)
Clock supervisor	YES
External power supply, low-voltage detection reset	YES
Internal power supply, low-voltage detection reset	YES
NMI request	YES
External interrupt	16 channels
DMA controller	16 channels
CAN-FD	1 channel (192 msg buffers/ch)
Multi-function serial	4 channels
A/D converter	12-bit (2 units) Unit 0 x 25 channels Unit 1 x 31 channels
Free-run timer	6 channels
Input capture	12 channels
Output compare	12 channels
Base timer (16-bit)	30 channels
Real time clock (RTC)	1 channel

	<b>S6J311xHAA</b>
CR clock calibration	YES
CRC generation	YES
Low-power consumption mode	Standby function Power-off function
SHE	YES
General-purpose port GPIO	116 channels
Power supply	5 V + 5% to 10%
Operation assurance temperature (T <sub>A</sub> )	-40 °C to +125 °C
On-chip debugger (JTAG)	YES

## 4. Pin Assignment

The following figures show the pin assignment of the S6J3110 series.

Figure 4-1 Pin Assignment for S6J311xHAA



## 5. Pin Description

This section provides a list of the pin functions of the S6J3110 series

**Table 5-1 S6J311xHAA Pin Functions**

Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
2	P000 SOT2_1	- -	P	General-purpose I/O port Multi-function serial ch.2 serial data output pin (1)
3	P001 SCS20_1	- -	P	General-purpose I/O port Multi-function serial ch.2 serial chip select 0 I/O pin (1)
4	P003 SCS22_1	- -	P	General-purpose I/O port Multi-function serial ch.2 serial chip select 2 output pin (1)
5	P005 IN6_0 SIN3_0	- - -	P	General-purpose I/O port Input capture ch.6 input pin (0) Multi-function serial ch.3 serial data input pin (0)
6	P006 IN7_0 SOT3_0	- - -	P	General-purpose I/O port Input capture ch.7 input pin (0) Multi-function serial ch.3 serial data output pin (0)
7	P007 IN8_0 SCK3_0	- - -	P	General-purpose I/O port Input capture ch.8 input pin (0) Multi-function serial ch.3 clock I/O pin (0)
8	P008 IN9_0 SCS30_0 TIOA0_0	- - - -	P	General-purpose I/O port Input capture ch.9 input pin (0) Multi-function serial ch.3 serial chip select 0 I/O pin (0) Base timer ch.0 TIOA output pin (0)
9	P009 IN10_0 TIOA1_0 INT0_1	- - - -	P	General-purpose I/O port Input capture ch.10 input pin (0) Base timer ch.1 TIOA I/O pin (0) INT0 external interrupt input pin (1)
10	P010 IN11_0 TIOA2_0	- - -	P	General-purpose I/O port Input capture ch.11 input pin (0) Base timer ch.2 TIOA output pin (0)
11	P012 TIOA3_0 OUT5_0	- - -	P	General-purpose I/O port Base timer ch.3 TIOA I/O pin (0) Output compare ch.5 output pin (0)
12	P013 TIOA4_0 OUT6_0	- - -	P	General-purpose I/O port Base timer ch.4 TIOA output pin (0) Output compare ch.6 output pin (0)
13	P015 TIOA5_0 OUT7_0	- - -	P	General-purpose I/O port Base timer ch.5 TIOA I/O pin (0) Output compare ch.7 output pin (0)
14	P016 TIOA6_0 OUT8_0	- - -	P	General-purpose I/O port Base timer ch.6 TIOA output pin (0) Output compare ch.8 output pin (0)

Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
15	P017 TIOA7_0 OUT9_0	- - -	P	General-purpose I/O port Base timer ch.7 TIOA I/O pin (0) Output compare ch.9 output pin (0)
16	P018 TIOA8_0 OUT10_0	- - -	P	General-purpose I/O port Base timer ch.8 TIOA output pin (0) Output compare ch.10 output pin (0)
17	P019 OUT11_0 TIOB0_0 TEXT0_0	- - - -	P	General-purpose I/O port Output compare ch.11 output pin (0) Base timer ch.0 TIOB input pin (0) Free-run timer 0 clock input pin (0)
18	P020 SOT0_0 TIOB1_0 TEXT1_0	- - - -	P	General-purpose I/O port Multi-function serial ch.0 serial data output pin (0) Base timer ch.1 TIOB input pin (0) Free-run timer 1 clock input pin (0)
19	P021 SCK0_0 TIOB2_0	- - -	P	General-purpose I/O port Multi-function serial ch.0 clock I/O pin (0) Base timer ch.2 TIOB input pin (0)
20	P022 SIN0_0 TIOB3_0 INT3_0	- - - -	P	General-purpose I/O port Multi-function serial ch.0 serial data input pin (0) Base timer ch.3 TIOB input pin (0) INT3 external interrupt input pin (0)
21	P023 SCS0_0 TIOB4_0	- - -	P	General-purpose I/O port Multi-function serial ch.0 serial chip select I/O pin (0) Base timer ch.4 TIOB input pin (0)
22	P024 TIOB5_0	- -	P	General-purpose I/O port Base timer ch.5 TIOB input pin (0)
23	P027 TIOA4_1 TIOB6_0 INT1_1 TEXT0_1	- - - - -	P	General-purpose I/O port Base timer ch.4 TIOA output pin (1) Base timer ch.6 TIOB input pin (0) INT1 external interrupt input pin (1) Free-run timer 0 clock input pin (1)
24	P028 SIN1_0 TIOB7_0 INT4_0 OUT0_1	- - - - -	P	General-purpose I/O port Multi-function serial ch.1 serial data input pin (0) Base timer ch.7 TIOB input pin (0) INT4 external interrupt input pin (0) Output compare ch.0 output pin (1)
25	P029 SOT1_0 AN0 OUT1_1	- - - -	A	General-purpose I/O port Multi-function serial ch.1 serial data output pin (0) ADC analog 0 input pin Output compare ch.1 output pin (1)
26	P030 OUT2_1	- -	P	General-purpose I/O port Output compare ch.2 output pin (1)

Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
27	P031	-	A	General-purpose I/O port
	SCS1_0	-		Multi-function serial ch.1 serial chip select I/O pin (0)
	AN1	-		ADC analog 1 input pin
	OUT3_1	-		Output compare ch.3 output pin (1)
28	P100	-	A	General-purpose I/O port
	SCK1_0	-		Multi-function serial ch.1 clock I/O pin (0)
	AN2	-		ADC analog 2 input pin
	OUT4_1	-		Output compare ch.4 output pin (1)
29	P101	-	A	General-purpose I/O port
	AN3	-		ADC analog 3 input pin
	OUT5_1	-		Output compare ch.5 output pin (1)
30	P103	-	A	General-purpose I/O port
	AN5	-		ADC analog 5 input pin
	OUT6_1	-		Output compare ch.6 output pin (1)
31	P105	-	P	General-purpose I/O port
	TIOA9_0	-		Base timer ch.9 TIOA I/O pin (0)
	OUT7_1	-		Output compare ch.7 output pin (1)
32	P106	-	P	General-purpose I/O port
	OUT8_1	-		Output compare ch.8 output pin (1)
33	P107	-	P	General-purpose I/O port
	TIOA10_0	-		Base timer ch.10 TIOA output pin (0)
	INT2_1	-		INT2 external interrupt input pin (1)
	OUT9_1	-		Output compare ch.9 output pin (1)
34	P108	-	A	General-purpose I/O port
	AN6	-		ADC analog 6 input pin
	TIOA11_0	-		Base timer ch.11 TIOA I/O pin (0)
	INT3_1	-		INT3 external interrupt input pin (1)
	OUT10_1	-		Output compare ch.10 output pin (1)
35	P109	-	P	General-purpose I/O port
	TIOA12_0	-		Base timer ch.12 TIOA output pin (0)
	OUT11_1	-		Output compare ch.11 output pin (1)
39	P112	-	A	General-purpose I/O port
	AN9	-		ADC analog 9 input pin
	TIOA13_0	-		Base timer ch.13 TIOA I/O pin (0)
40	P113	-	P	General-purpose I/O port
	TIOA5_1	-		Base timer ch.5 TIOA I/O pin (1)
41	P114	-	A	General-purpose I/O port
	AN10	-		ADC analog 10 input pin
	TIOA6_1	-		Base timer ch.6 TIOA output pin (1)
45	P115	-	P	General-purpose I/O port
46	P117	-	A	General-purpose I/O port
	AN12	-		ADC analog 12 input pin
	INT4_1	-		INT4 external interrupt input pin (1)

Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
47	P118	-	A	General-purpose I/O port
	AN13	-		ADC analog 13 input pin
	INT5_1	-		INT5 external interrupt input pin (1)
48	P119	-	A	General-purpose I/O port
	AN14	-		ADC analog 14 input pin
49	P120	-	A	General-purpose I/O port
	AN15	-		ADC analog 15 input pin
50	P122	-	A	General-purpose I/O port
	AN17	-		ADC analog 17 input pin
	TIOA11_1	-		Base timer ch.11 TIOA I/O pin (1)
51	P123	-	A	General-purpose I/O port
	AN18	-		ADC analog 18 input pin
	TIOA12_1	-		Base timer ch.12 TIOA output pin (1)
52	P126	-	A	General-purpose I/O port
	AN19	-		ADC analog 19 input pin
53	P127	-	A	General-purpose I/O port
	AN20	-		ADC analog 20 input pin
	TEXT1_1	-		Free-run timer 1 clock input pin (1)
54	P128	-	A	General-purpose I/O port
	AN21	-		ADC analog 21 input pin
	TEXT2_1	-		Free-run timer 2 clock input pin (1)
55	P129	-	A	General-purpose I/O port
	IN6_1	-		Input capture ch.6 input pin (1)
	AN22	-		ADC analog 22 input pin
56	P130	-	A	General-purpose I/O port
	IN7_1	-		Input capture ch.7 input pin (1)
	AN23	-		ADC analog 23 input pin
	INT5_0	-		INT5 external interrupt input pin (0)
57	P131	-	A	General-purpose I/O port
	IN8_1	-		Input capture ch.8 input pin (1)
	AN24	-		ADC analog 24 input pin
58	P202	-	P	General-purpose I/O port
	IN9_1	-		Input capture ch.9 input pin (1)
	INT6_1	-		INT6 external interrupt input pin (1)
59	P203	-	P	General-purpose I/O port
	IN10_1	-		Input capture ch.10 input pin (1)
60	P204	-	A	General-purpose I/O port
	IN11_1	-		Input capture ch.11 input pin (1)
	AN27	-		ADC analog 27 input pin
61	P205	-	A	General-purpose I/O port
	AN28	-		ADC analog 28 input pin
	TEXT3_1	-		Free-run timer 3 clock input pin (1)



Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
62	P206	-	A	General-purpose I/O port
	AN29	-		ADC analog 29 input pin
	TEXT4_1	-		Free-run timer 4 clock input pin (1)
63	P207	-	A	General-purpose I/O port
	AN30	-		ADC analog 30 input pin
	INT7_1	-		INT7 external interrupt input pin (1)
	TEXT5_1	-		Free-run timer 5 clock input pin (1)
64	P208	-	A	General-purpose I/O port
	AN31	-		ADC analog 31 input pin
	TIOA19_0	-		Base timer ch.19 TIOA I/O pin (0)
65	P209	-	A	General-purpose I/O port
	AN32	-		ADC analog 32 input pin
	TIOA20_0	-		Base timer ch.20 TIOA output pin (0)
66	P210	-	A	General-purpose I/O port
	IN0_2	-		Input capture ch.0 input pin (2)
	AN33	-		ADC analog 33 input pin
	TIOA21_0	-		Base timer ch.21 TIOA I/O pin (0)
	INT6_0	-		INT6 external interrupt input pin (0)
67	P211	-	A	General-purpose I/O port
	IN1_2	-		Input capture ch.1 input pin (2)
	AN34	-		ADC analog 34 input pin
	TIOA22_0	-		Base timer ch.22 TIOA output pin (0)
68	P212	-	A	General-purpose I/O port
	IN2_2	-		Input capture ch.2 input pin (2)
	AN35	-		ADC analog 35 input pin
	TIOA13_1	-		Base timer ch.13 TIOA I/O pin (1)
69	P213	-	P	General-purpose I/O port
	IN3_2	-		Input capture ch.3 input pin (2)
	TIOA14_1	-		Base timer ch.14 TIOA output pin (1)
	INT8_1	-		INT8 external interrupt input pin (1)
70	P214	-	P	General-purpose I/O port
	IN4_2	-		Input capture ch.4 input pin (2)
	TIOA15_1	-		Base timer ch.15 TIOA I/O pin (1)
71	P215	-	P	General-purpose I/O port
	IN5_2	-		Input capture ch.5 input pin (2)
	TIOA16_1	-		Base timer ch.16 TIOA output pin (1)
74	INT9_1	-	A	INT9 external interrupt input pin (1)
	P218	-		General-purpose I/O port
	AN36	-		ADC analog 36 input pin
75	TEXT2_0	-	A	Free-run timer 2 clock input pin (0)
	P219	-		General-purpose I/O port
	AN37	-		ADC analog 37 input pin
	TEXT3_0	-		Free-run timer 3 clock input pin (0)

Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
76	P220	-	A	General-purpose I/O port
	IN6_2	-		Input capture ch.6 input pin (2)
	AN38	-		ADC analog 38 input pin
77	P222	-	A	General-purpose I/O port
	IN7_2	-		Input capture ch.7 input pin (2)
	AN39	-		ADC analog 39 input pin
	INT7_0	-		INT7 external interrupt input pin (0)
78	P223	-	A	General-purpose I/O port
	IN8_2	-		Input capture ch.8 input pin (2)
	AN40	-		ADC analog 40 input pin
79	P224	-	A	General-purpose I/O port
	IN9_2	-		Input capture ch.9 input pin (2)
	TX0_2	-		CAN transmission data 0 output pin (2)
	AN41	-		ADC analog 41 input pin
80	P225	-	A	General-purpose I/O port
	IN10_2	-		Input capture ch.10 input pin (2)
	RX0_2	-		CAN reception data 0 input pin (2)
	AN42	-		ADC analog 42 input pin
	INT0_0	-		INT0 external interrupt input pin (0)
81	P226	-	A	General-purpose I/O port
	IN11_2	-		Input capture ch.11 input pin (2)
	AN43	-		ADC analog 43 input pin
	TIOA17_1	-		Base timer ch.17 TIOA I/O pin (1)
85	P227	-	A	General-purpose I/O port
	AN44	-		ADC analog 44 input pin
	TIOA23_0	-		Base timer ch.23 TIOA I/O pin (0)
86	P228	-	A	General-purpose I/O port
	TX0_1	-		CAN transmission data 0 output pin (1)
	AN45	-		ADC analog 45 input pin
	TIOA24_0	-		Base timer ch.24 TIOA output pin (0)
87	P229	-	A	General-purpose I/O port
	RX0_1	-		CAN reception data 0 input pin (1)
	AN46	-		ADC analog 46 input pin
	TIOA25_0	-		Base timer ch.25 TIOA I/O pin (0)
	INT8_0	-		INT8 external interrupt input pin (0)
	OUT0_0	-		Output compare ch.0 output pin (0)
88	P230	-	A	General-purpose I/O port
	AN47	-		ADC analog 47 input pin
	TIOA26_0	-		Base timer ch.26 TIOA output pin (0)
	OUT1_0	-		Output compare ch.1 output pin (0)
89	P231	-	A	General-purpose I/O port
	AN48	-		ADC analog 48 input pin
	TIOA27_0	-		Base timer ch.27 TIOA I/O pin (0)
	OUT2_0	-		Output compare ch.2 output pin (0)

Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
90	P300	-	A	General-purpose I/O port
	AN49	-		ADC analog 49 input pin
	TIOA28_0	-		Base timer ch.28 TIOA output pin (0)
	OUT3_0	-		Output compare ch.3 output pin (0)
91	P301	-	A	General-purpose I/O port
	AN50	-		ADC analog 50 input pin
	TIOA18_1	-		Base timer ch.18 TIOA output pin (1)
	OUT4_0	-		Output compare ch.4 output pin (0)
92	P302	-	A	General-purpose I/O port
	AN51	-		ADC analog 51 input pin
	TIOA19_1	-		Base timer ch.19 TIOA I/O pin (1)
93	P304	-	A	General-purpose I/O port
	AN52	-		ADC analog 52 input pin
	TIOA20_1	-		Base timer ch.20 TIOA output pin (1)
	TEXT4_0	-		Free-run timer 4 clock input pin (0)
94	P305	-	A	General-purpose I/O port
	AN53	-		ADC analog 53 input pin
	TIOA29_0	-		Base timer ch.29 TIOA I/O pin (0)
	TEXT5_0	-		Free-run timer 5 clock input pin (0)
95	NMIX	N	F	Non-maskable interrupt input pin
96	P306	-	A	General-purpose I/O port
	TX0_0	-		CAN transmission data 0 output pin (0)
	AN54	-		ADC analog 54 input pin
97	P307	-	A	General-purpose I/O port
	RX0_0	-		CAN reception data 0 input pin (0)
	AN55	-		ADC analog 55 input pin
	INT1_0	-		INT1 external interrupt input pin (0)
98	P308	-	A	General-purpose I/O port
	IN0_1	-		Input capture ch.0 input pin (1)
	AN56	-		ADC analog 56 input pin
	TIOA28_1	-		Base timer ch.28 TIOA output pin (1)
99	P309	-	A	General-purpose I/O port
	IN1_1	-		Input capture ch.1 input pin (1)
	AN57	-		ADC analog 57 input pin
	TIOA29_1	-		Base timer ch.29 TIOA I/O pin (1)
100	P312	-	A	General-purpose I/O port
	IN2_1	-		Input capture ch.2 input pin (1)
	AN58	-		ADC analog 58 input pin
101	P313	-	A	General-purpose I/O port
	IN3_1	-		Input capture ch.3 input pin (1)
	AN59	-		ADC analog 59 input pin
	INT10_1	-		INT10 external interrupt input pin (1)





Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
102	P314	-	A	General-purpose I/O port
	IN4_1	-		Input capture ch.4 input pin (1)
	AN60	-		ADC analog 60 input pin
	TIOA7_1	-		Base timer ch.7 TIOA I/O pin (1)
103	P315	-	A	General-purpose I/O port
	IN5_1	-		Input capture ch.5 input pin (1)
	AN61	-		ADC analog 61 input pin
	TIOA8_1	-		Base timer ch.8 TIOA output pin (1)
104	P317	-	A	General-purpose I/O port
	AN62	-		ADC analog 62 input pin
	TIOA9_1	-		Base timer ch.9 TIOA I/O pin (1)
	INT11_1	-		INT11 external interrupt input pin (1)
107	P321	-	D	General-purpose output port
110	TRST	N	J	JTAG test reset input pin
	P322	-		General-purpose output port
111	TDO	-	I	JTAG test data output pin
	P323	-		General-purpose output port
112	TDI	-	D	JTAG test data input pin
	P324	-		General-purpose output port
113	TMS	-	E	JTAG test mode state input pin
114	TCK	-	E	JTAG test clock input pin
115	P327	-	P	General-purpose I/O port
116	P330	-	P	General-purpose I/O port
117	MD	-	C	Mode pin
118	X0	-	G	Main clock oscillation input pin
119	X1	-	G	Main clock oscillation output pin
121	P331	-	P	General-purpose I/O port
122	P400	-	P	General-purpose I/O port
123	RSTX	N	F	External reset input pin
127	P401	-	Q	General-purpose I/O port
	IN0_0	-		Input capture ch.0 input pin (0)
128	P402	-	Q	General-purpose I/O port
	IN1_0	-		Input capture ch.1 input pin (0)
	INT2_0	-		INT2 external interrupt input pin (0)
129	P403	-	Q	General-purpose I/O port
	IN2_0	-		Input capture ch.2 input pin (0)
	TRACEDATA0	-		Trace data 0 output pin
130	P404	-	Q	General-purpose I/O port
	IN3_0	-		Input capture ch.3 input pin (0)
	TRACEDATA1	-		Trace data 1 output pin







Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
131	P405	-	Q	General-purpose I/O port
	IN4_0	-		Input capture ch.4 input pin (0)
	INT11_0	-		INT11 external interrupt input pin (0)
	TRACEDATA2	-		Trace data 2 output pin
132	P406	-	Q	General-purpose I/O port
	TRACEDATA3	-		Trace data 3 output pin
133	P407	-	Q	General-purpose I/O port
	TRACEDATA4	-		Trace data 4 output pin
134	P408	-	Q	General-purpose I/O port
	SIN2_0	-		Multi-function serial ch.2 serial data input pin (0)
	INT12_0	-		INT12 external interrupt input pin (0)
	TRACEDATA5	-		Trace data 5 output pin
135	P409	-	Q	General-purpose I/O port
	SOT2_0	-		Multi-function serial ch.2 serial data output pin (0)
	TIOA24_1	-		Base timer ch.24 TIOA output pin (1)
	TRACEDATA6	-		Trace data 6 output pin
136	P411	-	Q	General-purpose I/O port
	SCK2_0	-		Multi-function serial ch.2 clock I/O pin (0)
	INT13_1	-		INT13 external interrupt input pin (1)
	TRACEDATA7	-		Trace data 7 output pin
137	P413	-	Q	General-purpose I/O port
	SCS20_0	-		Multi-function serial ch.2 serial chip select 0 I/O pin (0)
	INT14_1	-		INT14 external interrupt input pin (1)
138	P414	-	Q	General-purpose I/O port
	SCS21_0	-		Multi-function serial ch.2 serial chip select 1 output pin (0)
139	P416	-	Q	General-purpose I/O port
	IN5_0	-		Input capture ch.5 input pin (0)
	TIOA22_1	-		Base timer ch.22 TIOA output pin (1)
140	P417	-	Q	General-purpose I/O port
	TIOA23_1	-		Base timer ch.23 TIOA I/O pin (1)
	INT15_1	-		INT15 external interrupt input pin (1)
141	P418	-	Q	General-purpose I/O port
	SCS22_0	-		Multi-function serial ch.2 serial chip select 2 output pin (0)
	INT14_0	-		INT14 external interrupt input pin (0)
142	P420	-	Q	General-purpose I/O port
	SCK2_1	-		Multi-function serial ch.2 clock I/O pin (1)
	TRACECLK	-		Trace clock
143	P421	-	Q	General-purpose I/O port
	SIN2_1	-		Multi-function serial ch.2 serial data input pin (1)
	TRACECTL	-		Trace control
42	AVCC0	-	-	Analog power supply pin for AD converter unit 0
84	AVCC1	-	-	Analog power supply pin for AD converter unit 1
43	AVRH0	-	-	Upper-limit reference voltage pin for AD converter unit 0

Pin No. S6J311xHAA	Pin Name	Polarity	I/O Circuit Type	Function
83	AVRH1	-	-	Upper-limit reference voltage pin for AD converter unit 1
44	AVSS0	-	-	GND pin for AD converter unit 0
	AVRL0	-	-	Lower-limit reference voltage pin for AD converter unit 0
82	AVSS1	-	-	GND pin for AD converter unit 1
	AVRL1	-	-	Lower-limit reference voltage pin for AD converter unit 1
38	C	-	-	External capacity connection output pin
126				
36	VCC	-	-	Power supply pin
72				
105				
109				
124				
144				
1				
37				
73				
106				
108				
120				
125				


## 6. I/O Circuit Types

This section explains I/O circuit types.

Type	Circuit	Overview
A	 <p>           Pull-up control            Digital output            Digital output            Pull-down control            CMOS input            PSS control            Analog input         </p>	<ul style="list-style-type: none"> <li>- General-purpose I/O port with analog input</li> <li>- Output of 1 mA or 2 mA selectable</li> <li>- 50 kΩ with pull-up resistor control</li> <li>- 50 kΩ with pull-down resistor control</li> <li>- CMOS hysteresis input</li> </ul>
B	 <p>           Pull-up control            Digital output            Digital output            Pull-down control            Automotive/            CMOS input            PSS control            Analog input         </p>	<ul style="list-style-type: none"> <li>- General-purpose I/O port with analog input</li> <li>- Output of 1 mA or 2 mA selectable</li> <li>- 50 kΩ with pull-up resistor control</li> <li>- 50 kΩ with pull-down resistor control</li> <li>- Automotive/CMOS hysteresis input selectable</li> </ul>
C	 <p>           Mode input            Control         </p>	<ul style="list-style-type: none"> <li>- Mode input</li> <li>- CMOS hysteresis input</li> </ul>
D	 <p>           Pull-up control            Digital output            Digital output            TTL input         </p>	<ul style="list-style-type: none"> <li>- JTAG</li> <li>- General-purpose output port</li> <li>- Output of 2 mA</li> <li>- 50 kΩ with pull-up resistor control</li> <li>- TTL input</li> </ul>

Type	Circuit	Overview
E	 <p>Pull-up control</p> <p>TTL input</p>	<ul style="list-style-type: none"> <li>- JTAG</li> <li>- 50 kΩ with pull-up resistor control</li> <li>- TTL input</li> </ul>
F	 <p>CMOS-hys input</p>	<ul style="list-style-type: none"> <li>- CMOS hysteresis input</li> <li>- 50 kΩ with pull-up resistor</li> </ul>
G	 <p>Input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>- Main oscillation I/O</li> </ul>
I	 <p>Digital output</p> <p>Digital output</p>	<ul style="list-style-type: none"> <li>- JTAG</li> <li>- Output of 2 mA</li> </ul>
J	 <p>Digital output</p> <p>Digital output</p> <p>Pull-down control</p> <p>TTL input</p>	<ul style="list-style-type: none"> <li>- JTAG</li> <li>- General-purpose output port</li> <li>- Output of 2 mA</li> <li>- 50 kΩ with pull-down resistor control</li> <li>- TTL input</li> </ul>
P	 <p>Pull-up control</p> <p>Digital output</p> <p>Digital output</p> <p>Pull-down control</p> <p>CMOS input</p> <p>PSS control</p>	<ul style="list-style-type: none"> <li>- General-purpose I/O port</li> <li>- Output of 1 mA or 2 mA selectable</li> <li>- 50 kΩ with pull-up resistor control</li> <li>- 50 kΩ with pull-down resistor control</li> <li>- CMOS hysteresis input</li> </ul>



Type	Circuit	Overview
Q	 <p>           Pull-up control            Digital output            Digital output            Pull-down control            Automotive/            CMOS input            PSS control         </p>	<ul style="list-style-type: none"> <li>- General-purpose I/O port</li> <li>- Output of 1 mA or 2 mA selectable</li> <li>- 50 kΩ with pull-up resistor control</li> <li>- 50 kΩ with pull-down resistor control</li> <li>- Automotive/CMOS hysteresis input selectable</li> </ul>

## 7. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

### 7.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### **Absolute Maximum Ratings**

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### **Recommended Operating Conditions**

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### **Processing and Protection of Pins**

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

##### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

##### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

##### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

**Latch-up**

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

**Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

**Fail-Safe Design**

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

**Precautions Related to Usage of Devices**

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

## 7.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.

### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product.  
Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5 °C and 30 °C.  
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

**Baking**

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125 °C/24 h

**Static Electricity**

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%.  
Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).  
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

## 7.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL.

<http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf>

## 8. Handling Devices

### For Latch-up Prevention

The latch-up phenomenon may occur on a CMOS IC in the following cases: the voltage applied to an input or output pin is higher than  $V_{CC}$  or lower than  $V_{SS}$ ; or the voltage applied between a VCC pin and a VSS pin exceeds the rating. A latch-up causes a rapid increase in the power supply current, possibly resulting in thermal damage to an element. When using the device, take sufficient care not to exceed the maximum rating.

Also be careful that analog power supplies (AVCC0, AVCC1, AVRH0, and AVRH1) and analog inputs do not exceed the digital power supply (VCC) at the analog system power-on and power-off times.

The power-on sequence is as follows. Simultaneously turn on the digital supply voltage (VCC) and analog supply voltages (AVCC0, AVCC1, AVRH0, and AVRH1), or turn on the digital supply voltage (VCC) and then the analog supply voltages (AVCC0, AVCC1, AVRH0, and AVRH1).

### About Handling Unused Pins


Leaving unused input pins open may cause permanent damage from a malfunction or latch-up. Take measures for unused pins, such as pulling up or pulling down the voltage with resistors of 2 kilohms or higher.

If there are any unused input/output pins, set them to the output state and then open them, or set them to the input state and handle them in the same way as input pins.

### About Power Supply Pins

If the device has multiple VCC and VSS pins, the device is designed in such a way that the pins that should be at the same potential are connected to each other inside the device to prevent malfunctions such as latch-up. However, to reduce unwanted emissions, prevent malfunctions of strobe signals caused by an increase of the ground level, and observe standards on total output current, be sure to connect all the VCC and VSS pins to the power source and ground externally. Also handle all the VSS power supply pins in this way as shown in the following diagram. If there are multiple VCC or VSS systems, the device does not operate normally even within the guaranteed operating range.

Figure 8-1 Pin Assignment



In addition, consider connecting with low impedance from the power supply source to the VCC and VSS of this device.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between the VCC pin and the VSS pin.

#### About the Crystal Oscillation Circuit

Noise entering the X0 or X1 pin may cause a malfunction. Design the printed circuit board in such a way that the X0 and X1 pins, the crystal oscillator (or ceramic resonator), and a bypass capacitor to ground are located very close to the device.

We recommend that the printed circuit board artwork have the X0 and X1 pins enclosed by ground.

#### About the Mode Pin (MD)

Use mode pin MD by directly connecting it to a VCC or VSS pin. To prevent noise from causing the device to accidentally enter test mode, reduce the pattern length between each mode pin and a VCC or VSS pin on the printed circuit board, and connect them with low impedance.

#### About the Power-on Time

To prevent the internal built-in voltage step-down circuit from malfunctioning, secure a voltage rise time of 50  $\mu$ s (between 0.2 V and 2.7 V) or longer at the power-on time.

#### Point to Note during PLL Clock Operation

While a PLL clock is selected, if the oscillator breaks off or input stops, the PLL clock may continue operating with the free running frequency of the internal self-oscillator circuit. This operation is outside of the guaranteed range.

#### Power Supply Pin Processing of an A/D Converter

Even when no A/D converter is used, establish a connection such that AVCC=AVRH=VCC and AVSS/AVRL=VSS.



**Points to Note about Using External Clocks**

External clocks are not supported.

External direct clock input cannot be used.

**Power-on Sequence of the Power Supply Analog Inputs of an A/D Converter**

Be sure to turn on the digital power supply (VCC) before the application of the power supplies (AVCC, AVRH, and AVRL) and analog inputs (AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN62) of an A/D converter.

At the power-off time, turn off the power supplies and analog inputs of the A/D converter, and then turn off the digital power supply (VCC). Perform these power-on and power-off operations without AVRH exceeding AVCC. Even when using a pin shared with an analog input as an input port, do not allow the input voltage to exceed AVCC. (Turning on or off the analog supply voltage and digital supply voltage simultaneously is not a problem.)

**About C Pin Processing**

This device has a built-in voltage step-down circuit. Be sure to connect a capacitor to the C pin (pin 126 in S6J311xHAA specifications) for internal stabilization of the device. For the standard values, see "Recommended operating conditions" in the latest data sheet.

**Precautions on Designing a Mounting Substrate**

Measures against heat generation from the package must be taken for the mounting substrate to observe the absolute maximum rating (operating temperature). Design a mounting substrate with 4 or more layers. Connect the back of the package stage and the substrate pad with solder paste. Arrange thermal via holes on the substrate pad. For detailed information about mount conditions, contact your sales representative.

**Notes on Writing to a Register Containing a Status Flag**

In writing to a register containing a status flag (particularly an interrupt request flag, etc.) to control a function, it is important to take care not to accidentally clear the status flag.

Therefore, before the write operation, configure the status bit such that the flag is not cleared, and then set the control bit to the desired value.


Especially for control bits configured as a set of multiple bits, bit instructions cannot be used (bit instructions have only 1-bit access). In such cases, byte, half-word, or word access is used to write to the control bits and a status flag simultaneously. However, at this time, be careful not to accidentally clear bits other than the intended ones (the status flag bit in this case).

Note: Bit instructions take this point into account for registers that support bit-band units, so it does not need to be a concern. You need to take care when using bit instructions for registers that do not support bit-band units.

## 9. Block Diagram

This section provides block diagrams of the S6J3110 series.

Figure 9-1 S6J311xHAA Block Diagram



# 10. Memory Map

This section explains the memory map.

Figure 10-1 Memory Map

Address		group	S6J311AHAA part	S6J3119HAA part	S6J3118HAA part
START	END				
0x0000_0000	0x0000_7FFF	Internal area for CR5 Complex	TCRAM (Main 64KByte)	TCRAM (Main 48KByte)	TCRAM (Main 32KByte)
0x0000_8000	0x0000_BFFF		Reserved	Reserved	Reserved
0x0000_C000	0x0000_FFFF		Reserved	Reserved	Reserved
0x0001_0000	0x007F_FFFF		TCM_FLASH (Small Sector 8KByte×8)	TCM_FLASH (Small Sector 8KByte×8)	TCM_FLASH (Small Sector 8KByte×8)
0x0080_0000	0x008F_FFFF		TCM_FLASH (Code 1MByte)	TCM_FLASH (Code 512KByte)	TCM_FLASH (Code 512KByte)
0x009F_0000	0x009F_FFFF		Reserved	Reserved	Reserved
0x00A0_0000	0x00A7_FFFF		Reserved	Reserved	Reserved
0x00A8_0000	0x00AB_FFFF		Reserved	Reserved	Reserved
0x00AC_0000	0x00AF_FFFF		Reserved	Reserved	Reserved
0x00B0_0000	0x00DF_FFFF		Reserved	Reserved	Reserved
0x00E0_0000	0x00FF_FFFF		Reserved	Reserved	Reserved
0x0100_0000	0x018F_FFFF		Reserved	Reserved	Reserved
0x019F_0000	0x019F_FFFF		AXI_FLASH_MEMORY (Small Sector 8KByte×8 *Mirror)	AXI_FLASH_MEMORY (Small Sector 8KByte×8 *Mirror)	AXI_FLASH_MEMORY (Small Sector 8KByte×8 *Mirror)
0x01A0_0000	0x01A7_FFFF		AXI_FLASH_MEMORY (Code 1MByte *Mirror)	AXI_FLASH_MEMORY (Code 768KByte *Mirror)	AXI_FLASH_MEMORY (Code 512KByte *Mirror)
0x01A8_0000	0x01AB_FFFF		Reserved	Reserved	Reserved
0x01AC_0000	0x01AF_FFFF		Reserved	Reserved	Reserved
0x01B0_0000	0x01DF_FFFF		Reserved	Reserved	Reserved
0x01E0_0000	0x01FF_FFFF		Reserved	Reserved	Reserved
0x0200_0000	0x0200_3FFF		SYSTEM SRAM (16KByte)	SYSTEM SRAM (16KByte)	SYSTEM SRAM (16KByte)
0x0200_4000	0x0203_FFFF		Reserved	Reserved	Reserved
0x0204_0000	0x027F_FFFF	Reserved	Reserved	Reserved	
0x0280_0000	0x0280_002F	Exclusive Access Memory	Exclusive Access Memory	Exclusive Access Memory	
0x0280_0030	0x03FF_FFFF	Reserved	Reserved	Reserved	
0x0400_0000	0x05FF_FFFF	AXI_SLAVE_CORE0	AXI_SLAVE_CORE0	AXI_SLAVE_CORE0	
0x0600_0000	0x0600_0000	Reserved	Reserved	Reserved	
0x0E00_0000	0x0E00_BFFF	Shared Flash and memory area	WORK_FLASH (48KByte mirror area 1)	WORK_FLASH (48KByte mirror area 1)	WORK_FLASH (48KByte mirror area 1)
0x0E00_C000	0x0E01_BFFF		Reserved	Reserved	Reserved
0x0E01_C000	0x0E0F_FFFF		Reserved	Reserved	Reserved
0x0E10_0000	0x0E1F_FFFF		Reserved	Reserved	Reserved
0x0E20_0000	0x0E20_BFFF		WORK_FLASH (48KByte mirror area 3)	WORK_FLASH (48KByte mirror area 3)	WORK_FLASH (48KByte mirror area 3)
0x0E20_C000	0x0E21_BFFF		Reserved	Reserved	Reserved
0x0E21_C000	0x0E2F_FFFF		Reserved	Reserved	Reserved
0x0E30_0000	0x0E30_BFFF		WORK_FLASH (48KByte mirror area 4)	WORK_FLASH (48KByte mirror area 4)	WORK_FLASH (48KByte mirror area 4)
0x0E30_C000	0x0E31_BFFF		Reserved	Reserved	Reserved
0x0E31_C000	0x0E3F_FFFF		Reserved	Reserved	Reserved
0x0E40_0000	0x0E7F_FFFF		Reserved	Reserved	Reserved
0x0E80_0000	0x0E80_1FFF		Backup RAM 8KByte	Backup RAM 8KByte	Backup RAM 8KByte
0x0E80_2000	0x0E80_FFFF		Reserved	Reserved	Reserved
0x0E81_0000	0x0E87_FFFF		Reserved	Reserved	Reserved
0x0E88_0000	0x0FFF_FFFF		Reserved	Reserved	Reserved
0x1000_0000	0x1000_0000		Reserved	Reserved	Reserved
0xB000_0000	0xAFFF_FFFF	Peri area	Peri_area	Peri_area	Peri_area
0xB484_0000	0xB483_FFFF		Peri_area	Peri_area	Peri_area
0xB484_0000	0xB484_FFFF		Peri_area	Peri_area	Peri_area
0xB485_0000	0xB485_0000		Peri_area	Peri_area	Peri_area
0xB800_0000	0xB7FF_FFFF	Reserved	Reserved	Reserved	
0xFFFE_E000	0xFFFE_DFFF	ERRCFG	ERRCFG	ERRCFG	ERRCFG
0xFFFF_0000	0xFFFF_3FFF		BootROM	BootROM	BootROM
0xFFFF_4000	0xFFFF_FFFF		Reserved	Reserved	Reserved

Only the CPU core can access 0000\_0000 ~ 01FF\_FFFF. Bus masters other than the CPU core cannot access the region.

Internal area of CR5 complex (0000\_0000 ~ 01FF\_FFFF) is mapped to AXI\_SLAVE\_CORE0. All bus masters can access to internal area of CR5 complex via AXI\_SLAVE\_CORE0.

In each of the following memory area combinations, the areas are physically the same memory area.

1. TCM FLASH (0x00A0\_0000 -) and AXI FLASH MEMORY (0x01A0\_0000 -)
2. TCM FLASH Small Sector (0x009F\_0000 -) and AXI FLASH MEMORY Small Sector (0x019F\_0000 -)
3. WORKFLASH (0x0E00\_0000 -), WORKFLASH (0x0E20\_0000 -), and WORKFLASH (0x0E30\_0000 -)

- The differences between the TCM FLASH and AXI FLASH include the following.

Function	TCM FLASH	AXI FLASH
High-speed Access Using Dedicated Bus	Applicable	Not applicable
Write and Erase	Not applicable (Read-only)	Applicable
Read	Applicable	Applicable

- The differences between WORKFLASH areas include the following.

Area	Function
WORKFLASH Area 1	Used in write operation (with ECC)
WORKFLASH Area 3	Used in write operation (without ECC)
WORKFLASH Area 4	Used in read operation

- Terms are as follows.

Term	Description
TCM RAM	Main RAM
TCM FLASH	Program FLASH (TCM area)
AXI FLASH	Program FLASH (AXI area) This is physically the same as the TCM FLASH.
SYSTEM RAM	System RAM
AXI SLAVE CORE	AXI CPU control area
WORKFLASH	FLASH for work
BACKUP RAM	Backup RAM
Peri area	Entire area for peripheral functions
APPS#5	Part of area for peripheral functions
ERRCFG	Error configuration area
BootROM	ROM for reset boot

**S6J311xHAA Peripheral Map**

START Address	END Address	Group	Function	PPU No
B000 0000	B010 7FFF		Reserved	-
B010 8000	B010 80FF	SystemSRAM	SystemSRAM registers	-
B010 8100	B02F FFFF		Reserved	-
B030 0000	B030 7FFF	SYSC1	System Controller #1	-
B030 8000	B03F FFFF	SYSC1	SWDT	-
B040 0000	B040 7FFF	MEMORY CONFIG GROUP	IRC0	21
B040 8000	B040 FFFF	MEMORY CONFIG GROUP	TPU0	19
B041 0000	B041 0FFF	MEMORY CONFIG GROUP	TCRAM Control Status Register	16
B041 1000	B041 1FFF	MEMORY CONFIG GROUP	TCFlash Control Status Register	17
B041 2000	B041 20FF	MEMORY CONFIG GROUP	WFlash Control Status Register	18
B041 2100	B04F FFFF		Reserved	-
B050 0000	B05F FFFF		Reserved	-
B060 0000	B060 007F	MCU CONFIG GROUP	Protection register area	-
B060 0080	B060 00FF	MCU CONFIG GROUP	RUN profile register area	-
B060 0100	B060 017F	MCU CONFIG GROUP	PSS profile register area	-
B060 0180	B060 01FF	MCU CONFIG GROUP	APP profile register area	-
B060 0200	B060 027F	MCU CONFIG GROUP	STS profile register area	-
B060 0280	B060 02FF	MCU CONFIG GROUP	System register area	-
B060 0300	B060 037F	MCU CONFIG GROUP	CSV	-
B060 0380	B060 03FF	MCU CONFIG GROUP	RESET	-
B060 0400	B060 047F	MCU CONFIG GROUP	SCT(Fast CR)	34
B060 0480	B060 04FF	MCU CONFIG GROUP	SCT(Slow CR)	33
B060 0500	B060 05FF	MCU CONFIG GROUP	SCT(Main clock)	35
B060 0600	B060 067F	MCU CONFIG GROUP	Clock System	-
B060 0680	B060 06FF	MCU CONFIG GROUP	Special register area	-
B060 0700	B060 07FF	MCU CONFIG GROUP	Debug register area	-
B060 0800	B060 BFFF	MCU CONFIG GROUP	Mode	-
B060 C000	B060 FFFF	MCU CONFIG GROUP	HWDT	-
B061 0000	B061 7FFF		Reserved	-
B061 8000	B061 FFFF	MCU CONFIG GROUP	RTC	32
B062 0000	B063 FFFF	MCU CONFIG GROUP	EIC	-
B064 0000	B065 FFFF		Reserved	-
B066 0000	B067 FFFF		Reserved	-
B068 0000	B068 7FFF	MCU CONFIG GROUP	BURAMIF	-
B068 8000	B068 83FF	MCU CONFIG GROUP	EICU	37
B068 8400	B068 87FF	MCU CONFIG GROUP	CR Calibration	38
B068 8800	B068 8BFF	MCU CONFIG GROUP	IRQ all	42
B068 8C00	B068 FFFF	MCU CONFIG GROUP	CAN Prescaler	43
B069 0000	B06F FFFF		Reserved	-
B070 0000	B07F FFFF		Reserved	-
B080 0000	B0FF FFFF	Bit RMW alias	Bit RMW alias for MCU config Gr (Covers B060_0000 -- B06F_FFFF)	-
B100 0000	B10F FFFF	Bit RMW alias	Bit RMW alias for SYSC1 (Covers B030_0000 -- B031_FFFF)	-
B110 0000	B11F FFFF	Bit RMW alias	Bit RMW alias for MEMC (Covers B040_0000 -- B041_FFFF)	-
B120 0000	B1FF FFFF		Reserved	-
B200 0000	B20F FFFF	SHE	SHE configuration registers	63
B210 0000	B46F FFFF		Reserved	-
B470 0000	B470 3FFF	CommonPERI #2	DMAC #0 registers	64
B470 4000	B470 FFFF		Reserved	-
B471 0000	B471 0FFF	CommonPERI #2	MPU for DMAC#0	66
B471 1000	B471 3FFF		Reserved	-
B471 4000	B471 4FFF	CommonPERI #2	DMA Complex #0 registers (Additional registers, RLTs)	68
B471 5000	B471 7FFF		Reserved	-
B471 8000	B471 83FF	CommonPERI #2	CRC#0	70
B471 8400	B471 87FF	CommonPERI #2	CRC#1	71
B471 8800	B471 8BFF	CommonPERI #2	CRC#2	72
B471 8C00	B471 8FFF	CommonPERI #2	CRC#3	73
B471 9000	B473 7FFF		Reserved	-
B473 8000	B473 FFFF	CommonPERI #2	GPIO	74
B474 0000	B474 7FFF	CommonPERI #2	PPC	75
B474 8000	B474 FFFF	CommonPERI #2	RIC	76
B475 0000	B475 7FFF	CommonPERI #2	PPU	-
B475 8000	B478 FBFF		Reserved	-
B478 FC00	B478 FFFF		Reserved	-
B479 0000	B47F FFFF		Reserved	-

START Address	END Address	Group	Function	PPU No
B480_0000	B480_03FF	CommonPERI #0	M.F.Serial ch.0	176
B480_0400	B480_07FF	CommonPERI #0	M.F.Serial ch.1	177
B480_0800	B480_0BFF	CommonPERI #0	M.F.Serial ch.2	178
B480_0C00	B480_0FFF	CommonPERI #0	M.F.Serial ch.3	179
B480_1000	B480_7FFF		Reserved	-
B480_8000	B480_83FF	CommonPERI #0	BaseTimer ch.0	88
B480_8400	B480_87FF	CommonPERI #0	BaseTimer ch.1	89
B480_8800	B480_8BFF	CommonPERI #0	BaseTimer ch.2	90
B480_8C00	B480_8FFF	CommonPERI #0	BaseTimer ch.3	91
B480_9000	B480_93FF	CommonPERI #0	BaseTimer ch.4	92
B480_9400	B480_97FF	CommonPERI #0	BaseTimer ch.5	93
B480_9800	B480_9BFF	CommonPERI #0	BaseTimer ch.6	94
B480_9C00	B480_9FFF	CommonPERI #0	BaseTimer ch.7	95
B480_A000	B480_A3FF	CommonPERI #0	BaseTimer ch.8	96
B480_A400	B480_A7FF	CommonPERI #0	BaseTimer ch.9	97
B480_A800	B480_ABFF	CommonPERI #0	BaseTimer ch.10	98
B480_AC00	B480_AFFF	CommonPERI #0	BaseTimer ch.11	99
B480_B000	B481_FFFF		Reserved	-
B482_0000	B482_03FF	CommonPERI #0	FRT ch.0	208
B482_0400	B482_07FF	CommonPERI #0	FRT ch.1	209
B482_0800	B482_0BFF	CommonPERI #0	FRT ch.2	210
B482_0C00	B482_0FFF	CommonPERI #0	FRT ch.3	211
B482_1000	B482_13FF	CommonPERI #0	FRT ch.4	212
B482_1400	B482_17FF	CommonPERI #0	FRT ch.5	213
B482_1800	B482_7FFF		Reserved	-
B482_8000	B482_83FF	CommonPERI #0	ICU ch.0 / ch.1	224
B482_8400	B482_87FF	CommonPERI #0	ICU ch.2 / ch.3	225
B482_8800	B482_8BFF	CommonPERI #0	ICU ch.4 / ch.5	226
B482_8C00	B482_8FFF	CommonPERI #0	ICU ch.6 / ch.7	227
B482_9000	B482_93FF	CommonPERI #0	ICU ch.8 / ch.9	228
B482_9400	B482_97FF	CommonPERI #0	ICU ch.10 / ch.11	229
B482_9800	B482_FFFF		Reserved	-
B483_0000	B483_03FF	CommonPERI #0	OCU ch.0 / ch.1	240
B483_0400	B483_07FF	CommonPERI #0	OCU ch.2 / ch.3	241
B483_0800	B483_0BFF	CommonPERI #0	OCU ch.4 / ch.5	242
B483_0C00	B483_0FFF	CommonPERI #0	OCU ch.6 / ch.7	243
B483_1000	B483_13FF	CommonPERI #0	OCU ch.8 / ch.9	244
B483_1400	B483_17FF	CommonPERI #0	OCU ch.10 / ch.11	245
B483_1800	B483_FBFF		Reserved	-
B483_FC00	B483_FFFF		Reserved	-
B484_0000	B484_FFFF	APPS #5	APPS#5 area	-
B485_0000	B489_FFFF		Reserved	-
B48A_0000	B48B_0FFF		Reserved	-
B48B_1000	B48B_FBFF		Reserved	-
B48B_FC00	B48B_FFFF		Reserved	-
B48C_0000	B48F_FFFF		Reserved	-
B490_0000	B490_FFFF	CommonPERI #0	CAN FD ch.0	256
B491_0000	B4BF_FFFF		Reserved	-
B4C0_0000	B4FF_FFFF	Bit RMW alias	Bit RMW alias for CPER#0(Covers B490_0000 -- B497_FFFF)	-
B500_0000	B5FF_FFFF		Reserved	-
B600_0000	B6FF_FFFF		Reserved	-
B700_0000	B77F_FFFF	Bit RMW alias	Bit RMW alias for CPER#2 (Covers B470_0000 -- B47F_FFFF)	-
B780_0000	B7BF_FFFF	Bit RMW alias	Bit RMW alias for CPER#0 (Covers B480_0000 -- B487_FFFF)	-
B7C0_0000	B7FF_FFFF		Reserved	-
B800_0000	FFFE_DFFF		Reserved	-
FFFE_E000	FFFE_FBFC	Error Config	IRC	-
FFFE_FC00	FFFE_FFFF	Error Config	BootROM I/F	20

- APPS#5 area

START Address	END Address	Group	Function	PPU No
B484 0000	B484 37FF		Reserved	-
B484 3800	B484 3BFF	APPS #5	BaseTimer ch.12	278
B484 3C00	B484 3FFF	APPS #5	BaseTimer ch.13	279
B484 4000	B484 43FF	APPS #5	BaseTimer ch.14	280
B484 4400	B484 47FF	APPS #5	BaseTimer ch.15	281
B484 4800	B484 4BFF	APPS #5	BaseTimer ch.16	282
B484 4C00	B484 4FFF	APPS #5	BaseTimer ch.17	283
B484 5000	B484 53FF	APPS #5	BaseTimer ch.18	284
B484 5400	B484 57FF	APPS #5	BaseTimer ch.19	285
B484 5800	B484 5BFF	APPS #5	BaseTimer ch.20	286
B484 5C00	B484 5FFF	APPS #5	BaseTimer ch.21	287
B484 6000	B484 63FF	APPS #5	BaseTimer ch.22	288
B484 6400	B484 67FF	APPS #5	BaseTimer ch.23	289
B484 6800	B484 6BFF	APPS #5	BaseTimer ch.24	290
B484 6C00	B484 6FFF	APPS #5	BaseTimer ch.25	291
B484 7000	B484 73FF	APPS #5	BaseTimer ch.26	292
B484 7400	B484 77FF	APPS #5	BaseTimer ch.27	293
B484 7800	B484 7BFF	APPS #5	BaseTimer ch.28	294
B484 7C00	B484 7FFF	APPS #5	BaseTimer ch.29	295
B484 8000	B484 83FF	APPS #5	A/D unit0	296
B484 8400	B484 87FF	APPS #5	A/D unit1	297
B484 8800	B484 8BFF	APPS #5	A/D analog input control	298
B484 8C00	B484 FFFF		Reserved	-

# 11. Pin Status in CPU Status

Table 11-1 Pin State Table (1/2)

Pin No.	Pin Name	GPORTEN Control	External Reset Factor 1		External Reset Factor 2		External Reset Factor 3	Internal Reset Factor #2	Sleep mode	Stop mode #4		Timer mode #4	
			External factor generation in progress	After external factor releasing	External factor generation in progress	After external factor releasing				High impedance disabled (SYS0_SPECGR, PSPADTRL=0)	When High Impedance Enabled (SYS0_SPECGR, PSPADTRL=1)	High impedance (SYS0_SPECGR, PSPADTRL=0)	When High Impedance Enabled (SYS0_SPECGR, PSPADTRL=1)
							Internal reset issuance in progress	After internal reset issuance (Before GPORT setting)	Before internal reset issuance				
2	P000/SOT2_1	With control	Hi-Z/Input blocked	Hi-Z/Last status retained	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Status immediately before the shutdown retains	Last state retained	Last state retained #3	Hi-Z/Input blocked	Hi-Z/Input blocked	
3	P001/SCS20_1												
4	P003/SCS22_1												
5	P005/SIN3_0/IN6_0												
6	P006/SO13_0/INT_0												
7	P007/SCX3_0/IN8_0												
8	P008/SCS30_0/IN9_0/TIOA0_0												
9	P009/INT0_1/IN10_0/TIOA1_0												
10	P010/IN11_0/TIOA2_0												
11	P012/OUT5_0/TIOA3_0												
12	P013/OUT6_0/TIOA4_0												
13	P015/OUT7_0/TIOA5_0												
14	P016/OUT8_0/TIOA6_0												
15	P017/OUT9_0/TIOA7_0												
16	P018/OUT10_0/TIOA8_0												
17	P019/TEXT0_0/OUT11_0/TIOB0_0												
18	P020/SOT0_0/TEXT1_0/TIOB1_0												
19	P021/SCX0_0/TIOB2_0												
20	P022/INT3_0/SIN0_0/TIOB3_0												
21	P023/SCS0_0/TIOB4_0												
22	P024/TIOB5_0												
23	P027/INT1_1/TEXT0_1/TIOB6_0/TIOA4_1												
24	P028/INT4_0/SIN1_0/OUT0_1/TIOB7_0												
25	P029/AN0/SOT1_0/OUT1_1												
26	P030/OUT2_1												
27	P031/AN1/SCS1_0/OUT3_1												
28	P100/AN2/SCX1_0/OUT4_1												
29	P101/AN3/OUT5_1												
30	P103/AN5/OUT6_1												
31	P105/OUT7_1/TIOA9_0												
32	P106/OUT8_1												
33	P107/INT2_1/OUT9_1/TIOA10_0												
34	P108/INT3_1/AN6/OUT10_1/TIOA11_0												
35	P109/OUT11_1/TIOA12_0												
39	P112/AN9/TIOA13_0												
40	P113/TIOA5_1												
41	P114/AN10/TIOA6_1												
45	P115												
46	P117/INT4_1/AN12												
47	P118/INT5_1/AN13												
48	P119/AN14												
49	P120/AN15												
50	P122/AN17/TIOA11_1												
51	P123/AN18/TIOA12_1												
52	P126/AN19												
53	P127/AN20/TEXT1_1												
54	P128/AN21/TEXT2_1												
55	P129/AN22/IN6_1												
56	P130/INT5_0/AN23/IN7_1												
57	P131/AN24/IN8_1												
58	P202/INT6_1/IN9_1												
59	P203/IN10_1												
60	P204/AN27/IN11_1												
61	P205/AN28/TEXT3_1												
62	P206/AN29/TEXT4_1												
63	P207/INT7_1/AN30/TEXT5_1												
64	P208/AN31/TIOA19_0												
65	P209/AN32/TIOA20_0												
66	P210/INT6_0/AN33/IN0_2/TIOA21_0												
67	P211/AN34/IN1_2/TIOA22_0												
68	P212/AN35/IN2_2/TIOA13_1												
69	P213/INT8_1/IN3_2/TIOA14_1												
70	P214/IN4_2/TIOA15_1												
71	P215/INT9_1/IN5_2/TIOA16_1												



Table 11-2 Pin State Table (2/2)

Pin No.	Pin Name	GPORTEN Control	External Reset Factor 1		External Reset Factor 2		External Reset Factor 3		Internal Reset Factor #2	Sleep mode	Stop mode #4		Timer mode #4	
			External factor generation in progress	After external factor releasing	External factor generation in progress	After external factor releasing	Internal reset issuance in progress	After internal reset issuance (Before GPORT setting)			Internal reset issuance in progress	After internal reset issuance (Before GPORT setting)	Internal reset issuance in progress	After internal reset issuance (Before GPORT setting)
74	P218/AN36/TEXT2_0	With control	Hi-Z/Input blocked	Hi-Z/Last status retained	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Status immediately before the shutdown retain	Last state retained	Last state retained #3	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked
75	P219/AN37/TEXT3_0													
76	P220/AN38/IN6_2													
77	P222/INT7_0/AN39/IN7_2													
78	P223/AN40/IN8_2													
79	P224/AN41/TX0_2/IN9_2													
80	P225/INT0_0/AN42/RX0_2/IN10_2													
81	P226/AN43/IN11_2/T10A17_1													
85	P227/AN44/T10A23_0													
86	P228/AN45/TX0_1/T10A24_0													
87	P229/INT8_0/AN46/RX0_1/OUT0_0/T10A25_0													
88	P230/AN47/OUT1_0/T10A26_0													
89	P231/AN48/OUT2_0/T10A27_0													
90	P300/AN49/OUT3_0/T10A28_0													
91	P301/AN50/OUT4_0/T10A18_1													
92	P302/AN51/T10A19_1													
93	P304/AN52/TEXT4_0/T10A20_1													
94	P305/AN53/TEXT5_0/T10A29_0													
95	NMI_X	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
96	P306/AN54/TX0_0	With control	Hi-Z/Input blocked	Hi-Z/Last status retained	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Status immediately before the shutdown retain	Last state retained	Last state retained #3	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked
97	P307/INT1_0/AN55/RX0_0													
98	P308/AN56/IN0_1/T10A28_1													
99	P309/AN57/IN1_1/T10A29_1													
100	P312/AN58/IN2_1													
101	P313/INT10_1/AN59/IN3_1													
102	P314/AN60/IN4_1/T10A7_1													
103	P315/AN61/IN5_1/T10A8_1													
104	P317/INT11_1/AN62/T10A9_1													
107	P321													
110	TRST/P322	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled (Status immediately before the shutdown retain #5)	Input enabled (Last state retained #5)	Input enabled (Last state retained #5)	Input enabled (Hi-Z/Input blocked #5)	Input enabled (Last state retained #5)	Input enabled (Hi-Z/Input blocked #5)
111	TD0/P323		-	-	-	-	-	-	-	-	-	-	-	-
112	TD1/P324		Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled (Status immediately before the shutdown retain #5)	Input enabled (Last state retained #5)	Input enabled (Hi-Z/Input blocked #5)	Input enabled (Last state retained #5)	Input enabled (Hi-Z/Input blocked #5)
113	TMS	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
114	TCK		Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
115	P327	With control	Hi-Z/Input blocked	Hi-Z/Last status retained	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Status immediately before the shutdown retain	Last state retained	Last state retained #3	Hi-Z/Input blocked	Last state retained #3	Hi-Z/Input blocked
116	P330	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
117	MD													
118	X0													
119	X1													
121	P331													
122	P400	With control	Hi-Z/Input blocked	Hi-Z/Last status retained	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Status immediately before the shutdown retain	Last state retained	Last state retained #3	Hi-Z/Input blocked	Last state retained #3	Hi-Z/Input blocked
123	RST_X	-	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
127	P401/IN0_0	With control	Hi-Z/Input blocked	Hi-Z/Last status retained	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked	Status immediately before the shutdown retain	Last state retained	Last state retained #3	Hi-Z/Input blocked	Hi-Z/Input blocked	Hi-Z/Input blocked
128	P402/INT2_0/IN1_0													
129	P403/IN2_0/TRACEDATA0													
130	P404/IN3_0/TRACEDATA1													
131	P405/INT11_0/IN4_0/TRACEDATA2													
132	P406/TRACEDATA3													
133	P407/TRACEDATA4													
134	P408/INT12_0/SIN2_0/TRACEDATA5													
135	P409/SOT2_0/T10A24_1/TRACEDATA6													
136	P411/INT13_1/SCK2_0/TRACEDATA7													
137	P413/INT14_1/SCS20_0													
138	P414/SCS21_0													
139	P416/IN5_0/T10A22_1													
140	P417/INT15_1/T10A23_1													
141	P418/INT14_0/SCS22_0													
142	P420/SCK2_1/TRACEDATA8													
143	P421/SIN2_1/TRACEDATA9													

- \*1: Input disable is not valid when external interrupts are enabled.
- \*2: Recovery from standby (power off) becomes a factor.
- \*3: The pin state from the time that HOLDIO\_PD2 was set (SYSC0\_SPECIFGR.HOLDIO\_PD2=1) is retained. If power-off has not occurred and HOLDIO\_PD2 has not been set (SYSC0\_SPECIFGR.HOLDIO\_PD2=0), the last state is retained.
- \*4: To power off power domains 2 and 3, be sure to set HOLDIO\_PD2 (SYSC0\_SPECIFGR.HOLDIO\_PD2=1).
- \*5: The pin state when the PORT function is enabled is shown.

-External Reset Factor 1

- Power-on reset (PONR)
- RAM retention low-voltage detection reset (RVD)
- Internal power supply low-voltage detection reset (LVDL1R)
- RSTX pin + MD pin simultaneous assert reset (INITX)

-External Reset Factor 2

- RSTX pin input reset (RSTX)

-External Reset Factor 3

- Hardware watchdog reset (HWDR)
- Software watchdog reset (SWDR)
- PLL clock supervisor reset (CSVPRn)
- SSCG clock supervisor reset (CSVSRn)
- Profile error reset (PRFERR)
- Software trigger hard reset (SHRST)
- Software reset (SRST)

-Internal Reset Factor

- Standby transition reset/ Power domain reset

## 12. Electrical Characteristics

### 12.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1, *2</sup>	$V_{CC}$	$V_{SS}-0.3$	$V_{SS}+6.0$	V	
Analog supply voltage <sup>*1, *2</sup>	$AV_{CC}$	$V_{SS}-0.3$	$V_{SS}+6.0$	V	$AV_{CC}=V_{CC}$
Analog reference voltage <sup>*1</sup>	$AVRH$	$V_{SS}-0.3$	$V_{SS}+6.0$	V	$AVRH \leq AV_{CC}$
Input voltage <sup>*1</sup>	$V_I$	$V_{SS}-0.3$	$V_{CC}+0.3$	V	
Analog pin input voltage <sup>*1</sup>	$V_{IA}$	$V_{SS}-0.3$	$V_{CC}+0.3$	V	
Output voltage <sup>*1</sup>	$V_O$	$V_{SS}-0.3$	$V_{CC}+0.3$	V	
Maximum clamp current	$ I_{CLAMP} $	-	4	mA	*7
Total maximum clamp current	$\Sigma  I_{CLAMP} $	-	20	mA	*7
"L"-level maximum output current <sup>*3</sup>	$I_{OL1}$	-	3.5	mA	When setting is 1 mA <sup>*6</sup>
	$I_{OL2}$	-	7	mA	When setting is 2 mA
"L"-level average output current <sup>*4</sup>	$I_{OLAV1}$	-	1	mA	When setting is 1 mA <sup>*6</sup>
	$I_{OLAV2}$	-	2	mA	When setting is 2 mA
"L"-level total output current <sup>*5</sup>	$\Sigma I_{OL}$	-	40	mA	*6
"H"-level maximum output current <sup>*3</sup>	$I_{OH1}$	-	-3.5	mA	When setting is 1 mA <sup>*6</sup>
	$I_{OH2}$	-	-7	mA	When setting is 2 mA
"H"-level average output current <sup>*4</sup>	$I_{OHAV1}$	-	-1	mA	When setting is 1 mA <sup>*6</sup>
	$I_{OHAV2}$	-	-2	mA	When setting is 2 mA
"H"-level total output current <sup>*5</sup>	$\Sigma I_{OH}$	-	-40	mA	*6
Power consumption	$P_D$	-	1300	mW	S6J311xHAA <sup>*8</sup>
Operating temperature	$T_A$	-40	+125	°C	
Storage temperature	$T_{stg}$	-55	+150	°C	

\*1: These parameters are based on the condition that  $V_{SS}=AV_{SS}=0.0V$ .

\*2:  $AV_{CC}$  and  $V_{CC}$  must be set to the same voltage. It is required that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  when the power is switched on.

\*3: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*4: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current X the operation ratio.

\*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.


\*6: Corresponding pins: general-purpose ports

\*7: Corresponding pins: All general-purpose ports and analog input pins

- Use the device within the recommended operating conditions.
- Use the device with direct voltage (current).
- The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
- The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
- Note that when the microcontroller drive current is low, such as in the low-power consumption modes, the + B input potential can increase the potential at the VCC pin via a protective diode, possibly affecting other devices.
- Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave + B input pins open.

\*8: It is standard when four-layer substrate is used.

Example of a recommended circuit



**WARNING:**


- Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

## 12.2 Recommended Operating Conditions

( $V_{SS}=AV_{SS}=0.0\text{ V}$ )

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Supply voltage	$V_{CC}$	4.5	5.25	V	Recommended operation assurance range
	$AV_{CC}$	4.5	5.25	V	
	$V_{CC}$	3.5	5.25	V	Operation assurance range
	$AV_{CC}$	3.5	5.25	V	
Smoothing capacitor*	$C_{S1}$	4.7		$\mu\text{F}$	Tolerance of up to $\pm 40\%$ , 126pin Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than CS as the smoothing capacitor on the VCC pin.
Operating temperature	$T_A$	-40	+125	$^{\circ}\text{C}$	S6J311xHAA

\*: For the connections of smoothing capacitor  $C_{S1}$ , see the following diagram.



**WARNING:**

1. The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
2. Any use of semiconductor devices will be under their recommended operating condition.
3. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.
4. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

## 12.3 DC Characteristics

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V <sub>IH1</sub>	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	CMOS Schmitt input level selected	0.7×V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH2</sub>	P401 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Automotive input level selected	0.8×V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH4</sub>	RSTX, NMIX	-	0.7×V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH5</sub>	MD	-	0.7×V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V	
	V <sub>IH6</sub>	TRST, TCK, TDI, TMS	TTL input level	2.3	-	V <sub>CC</sub> +0.3	V	

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level input voltage	V <sub>IL1</sub>	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	CMOS Schmitt input level selected	V <sub>SS</sub> -0.3	-	0.3×V <sub>CC</sub>	V	
	V <sub>IL2</sub>	P401 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Automotive input level selected	V <sub>SS</sub> -0.3	-	0.5×V <sub>CC</sub>	V	
	V <sub>IL4</sub>	RSTX, NMIX	-	V <sub>SS</sub> -0.3	-	0.3×V <sub>CC</sub>	V	
	V <sub>IL5</sub>	MD	-	V <sub>SS</sub> -0.3	-	0.3×V <sub>CC</sub>	V	
	V <sub>IL6</sub>	TRST, TCK, TDI, TMS	TTL input level	V <sub>SS</sub> -0.3	-	0.8	V	

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level output voltage	V <sub>OH1</sub>	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	V <sub>CC</sub> =4.5 V I <sub>OH</sub> =-2.0 mA	V <sub>CC</sub> -0.5	-	V <sub>CC</sub>	V	



Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level output voltage	$V_{OH2}$	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	$V_{CC}=4.5\text{ V}$ $I_{OH}=-1.0\text{ mA}$	$V_{CC}-0.5$	-	$V_{CC}$	V	
"L" level output voltage	$V_{OL1}$	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	$V_{CC}=4.5\text{ V}$ $I_{OL}=2.0\text{ mA}$	0	-	0.4	V	

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"L" level output voltage	$V_{OL2}$	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P321 to P324, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	$V_{CC}=4.5\text{ V}$ $I_{OL}=1.0\text{ mA}$	0	-	0.4	V	

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input leakage current	I <sub>IL</sub>	All input pins	V <sub>CC</sub> =AV <sub>CC</sub> =5.25 V V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>	-5	-	+5	μA	
Pull-up resistor	R <sub>UP1</sub>	RSTX, NMIX	-	25	-	100	kΩ	
	R <sub>UP2</sub>	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317, P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Pull-up resistor selected	25	-	100	kΩ	
	R <sub>UP3</sub>	P321, TDI(P324), TMS, TCK	-	25	-	100	kΩ	

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Pull-down resistor	R <sub>DOWN1</sub>	P000 to P001, P003, P005 to P010, P012 to P013, P015 to P024, P027 to P031, P100 to P101, P103, P105 to P109, P112 to P115, P117 to P120, P122 to P123, P126 to P131, P202 to P215, P218 to P220, P222 to P231, P300 to P302, P304 to P309, P312 to P315, P317 P327, P330 to P331, P400 to P409, P411, P413 to P414, P416 to P418, P420 to P421	Pull-down resistor selected	25	-	100	kΩ	
	R <sub>DOWN2</sub>	TRST(P322)	-	25	-	100	kΩ	
Input capacitance	C <sub>IN</sub>	Pins other than VCC, VSS, AVCC0, AVCC1, AVSS0, AVSS1	-	-	5	15	pF	

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current  S6J311xH AA	I <sub>CC5</sub>	VCC	Normal operation	-	80	175	mA	Operating at 96MHz
			Flash write/erase	-	100	200	mA	Operating at 96MHz
	I <sub>CCS5</sub>		CPU Sleep	-	65	150	mA	Operating at 96 MHz
	I <sub>CT5</sub>		Timer mode	-	480	1450	μA	T <sub>A</sub> =25°C Slow-CR source Oscillation
	I <sub>CH5</sub>		Stop mode	-	480	1450	μA	T <sub>A</sub> =25°C
	I <sub>CT52</sub>		Timer mode (Shutdown)	-	40	100	μA	T <sub>A</sub> =25°C Slow-CR source Oscillation
	I <sub>CH52</sub>		Stop mode (Shutdown)	-	40	100	μA	T <sub>A</sub> =25°C

Refer to Hardware manual "APPENDIX State transition" for Internal clock frequency setting / Setting of the power domain / Regulator setting.


## 12.4 AC Characteristics

### 12.4.1 Source Clock Timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)


Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Source oscillation clock frequency	F <sub>C</sub>	X0, X1	-	-	4	-	MHz	
Source oscillation clock cycle time	t <sub>CYL</sub>	X0, X1	-	-	250	-	ns	
CAN PLL jitter (during lock)	t <sub>PJ</sub>	-	-	-10	-	+10	ns	*
Built-in slow-CR oscillation frequency	F <sub>CRS</sub>	-	-	50	100	150	kHz	
Built-in fast-CR oscillation frequency	F <sub>CRF</sub>	-	-	2.4	4	6.0	MHz	
PLL input clock frequency	F <sub>PLLI</sub>	-	-	-	4	-	MHz	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	-	-	400	-	576	MHz	
SSCG-PLL input clock frequency	F <sub>SSCGPLLI</sub>	-	-	-	4	-	MHz	
SSCG-PLL macro oscillation clock frequency	F <sub>SSCGPLLO</sub>	-	-	400	-	576	MHz	

\*: The maximum/minimum values have been standardized with the main clock and PLL clock in use.



- CAN PLL jitter

A time difference from the ideal clock is guaranteed for each cycle period within 20,000 cycles.



## 12.4.2 Internal Clock Timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)


Parameter	Symbol	Pin Name	Conditions	S6J311xHAA Value			Unit	Remarks
				Min	Typ	Max		
Internal Clock Frequency	F <sub>CLK_CPU</sub>	-	-	-	-	96	MHz	CLK_CPU
	F <sub>CLK_FCLK</sub>	-	-	-	-	48	MHz	CLK_FCLK
	F <sub>CLK_ATB</sub>	-	-	-	-	48	MHz	CLK_ATB
	F <sub>CLK_DBG</sub>	-	-	-	-	48	MHz	CLK_DBG
	F <sub>CLK_HPM</sub>	-	-	-	-	24	MHz	CLK_HPM
	F <sub>CLK_HPM2</sub>	-	-	-	-	12	MHz	CLK_HPM2
	F <sub>CLK_DMA</sub>	-	-	-	-	24	MHz	CLK_DMA
	F <sub>CLK_MEMC</sub>	-	-	-	-	24	MHz	CLK_MEMC
	F <sub>CLK_EXTBUS</sub>	-	-	-	-	24	MHz	CLK_EXTBUS
	F <sub>CLK_SYSC1</sub>	-	-	-	-	24	MHz	CLK_SYSC1
	F <sub>CLK_HAPP0A0</sub>	-	-	-	-	24	MHz	CLK_HAPP0A0
	F <sub>CLK_HAPP0A1</sub>	-	-	-	-	24	MHz	CLK_HAPP0A1
	F <sub>CLK_HAPP1B0</sub>	-	-	-	-	24	MHz	CLK_HAPP1B0
	F <sub>CLK_HAPP1B1</sub>	-	-	-	-	24	MHz	CLK_HAPP1B1
	F <sub>CLK_LLPCM</sub>	-	-	-	-	96	MHz	CLK_LLPCM
	F <sub>CLK_LLPCM2</sub>	-	-	-	-	48	MHz	CLK_LLPCM2
	F <sub>CLK_LCP</sub>	-	-	-	-	48	MHz	CLK_LCP
	F <sub>CLK_LCP0</sub>	-	-	-	-	24	MHz	CLK_LCP0
	F <sub>CLK_LCP0A</sub>	-	-	-	-	24	MHz	CLK_LCP0A
	F <sub>CLK_LCP1</sub>	-	-	-	-	24	MHz	CLK_LCP1
	F <sub>CLK_LCP1A</sub>	-	-	-	-	24	MHz	CLK_LCP1A
	F <sub>CLK_LAPP0</sub>	-	-	-	-	24	MHz	CLK_LAPP0
	F <sub>CLK_LAPP0A</sub>	-	-	-	-	24	MHz	CLK_LAPP0A
	F <sub>CLK_LAPP1</sub>	-	-	-	-	24	MHz	CLK_LAPP1
	F <sub>CLK_LAPP1A</sub>	-	-	-	-	24	MHz	CLK_LAPP1A
	F <sub>CLK_TRC</sub>	-	-	-	-	48	MHz	CLK_TRC
	F <sub>CLK_HSSPI</sub>	-	-	-	-	24	MHz	CLK_HSSPI
	F <sub>CLK_SYSC0H</sub>	-	-	-	-	24	MHz	CLK_SYSC0H
	F <sub>CLK_COMH</sub>	-	-	-	-	24	MHz	CLK_COMH
	F <sub>CLK_RAM0H</sub>	-	-	-	-	24	MHz	CLK_RAM0H
	F <sub>CLK_RAM1H</sub>	-	-	-	-	24	MHz	CLK_RAM1H
	F <sub>CLK_SYSC0P</sub>	-	-	-	-	24	MHz	CLK_SYSC0P
F <sub>CLK_COMP</sub>	-	-	-	-	24	MHz	CLK_COMP	
F <sub>CANFD_CCLK</sub>	-	-	-	-	40	MHz	CANFD_CCLK	
Internal Clock Cycle Time	t <sub>CLK_CPU</sub>	-	-	10.4	-	-	ns	CLK_CPU
	t <sub>CLK_FLASH</sub>	-	-	20.8	-	-	ns	CLK_FCLK
	t <sub>CLK_ATB</sub>	-	-	20.8	-	-	ns	CLK_ATB
	t <sub>CLK_DBG</sub>	-	-	20.8	-	-	ns	CLK_DBG
	t <sub>CLK_HPM</sub>	-	-	41.6	-	-	ns	CLK_HPM
	t <sub>CLK_HPM2</sub>	-	-	83.3	-	-	ns	CLK_HPM2
	t <sub>CLK_DMA</sub>	-	-	41.6	-	-	ns	CLK_DMA



Parameter	Symbol	Pin Name	Conditions	S6J311xHAA Value			Unit	Remarks
				Min	Typ	Max		
Internal Clock Cycle Time	t <sub>CLK_MEMC</sub>	-	-	41.6	-	-	ns	CLK_MEMC
	t <sub>CLK_EXTBUS</sub>	-	-	41.6	-	-	ns	CLK_EXTBUS
	t <sub>CLK_SYSC1</sub>	-	-	41.6	-	-	ns	CLK_SYSC1
	t <sub>CLK_HAPP0A0</sub>	-	-	41.6	-	-	ns	CLK_HAPP0A0
	t <sub>CLK_HAPP0A1</sub>	-	-	41.6	-	-	ns	CLK_HAPP0A1
	t <sub>CLK_HAPP1B0</sub>	-	-	41.6	-	-	ns	CLK_HAPP1B0
	t <sub>CLK_HAPP1B1</sub>	-	-	41.6	-	-	ns	CLK_HAPP1B1
	t <sub>CLK_LLPCM</sub>	-	-	10.4	-	-	ns	CLK_LLPCM
	t <sub>CLK_LLPCM2</sub>	-	-	20.8	-	-	ns	CLK_LLPCM2
	t <sub>CLK_LCP</sub>	-	-	20.8	-	-	ns	CLK_LCP
	t <sub>CLK_LCP0</sub>	-	-	41.6	-	-	ns	CLK_LCP0
	t <sub>CLK_LCP0A</sub>	-	-	41.6	-	-	ns	CLK_LCP0A
	t <sub>CLK_LCP1</sub>	-	-	41.6	-	-	ns	CLK_LCP1
	t <sub>CLK_LCP1A</sub>	-	-	41.6	-	-	ns	CLK_LCP1A
	t <sub>CLK_LAPP0</sub>	-	-	41.6	-	-	ns	CLK_LAPP0
	t <sub>CLK_LAPP0A</sub>	-	-	41.6	-	-	ns	CLK_LAPP0A
	t <sub>CLK_LAPP1</sub>	-	-	41.6	-	-	ns	CLK_LAPP1
	t <sub>CLK_LAPP1A</sub>	-	-	41.6	-	-	ns	CLK_LAPP1A
	t <sub>CLK_TRC</sub>	-	-	20.8	-	-	ns	CLK_TRC
	t <sub>CLK_HSSPI</sub>	-	-	41.6	-	-	ns	CLK_HSSPI
	t <sub>CLK_SYSC0H</sub>	-	-	41.6	-	-	ns	CLK_SYSC0H
	t <sub>CLK_COMH</sub>	-	-	41.6	-	-	ns	CLK_COMH
	t <sub>CLK_RAM0H</sub>	-	-	41.6	-	-	ns	CLK_RAM0H
	t <sub>CLK_RAM1H</sub>	-	-	41.6	-	-	ns	CLK_RAM1H
	t <sub>CLK_SYSC0P</sub>	-	-	41.6	-	-	ns	CLK_SYSC0P
	t <sub>CLK_COMP</sub>	-	-	41.6	-	-	ns	CLK_COMP
t <sub>CANFD_CCLK</sub>	-	-	25.0	-	-	ns	CANFD_CCLK	

- Guaranteed operation range

Internal operation clock frequency vs. Power supply voltage




Note: A supply voltage that is equal to or less than the set voltage for low-voltage detection causes a reset.

Relationship between the oscillation clock frequency and internal clock frequency

Oscillation Clock Frequency	Main Clock	PLL Multiplier Setting	PLL Output Division Setting	PLL Clock
4 MHz	4 MHz	144	6	96 MHz
4 MHz	4 MHz	120	6	80 MHz

Oscillation circuit example



Notes:

· When configuring the oscillator circuit, it is recommended to ask matching evaluation of the circuit to oscillator manufacturers for the design.


· The maximum PLL clock frequency must be 96MHz.

Output division configuration can be set by the following.

- PLLDIVM bit in SYSC0\_RUNPLL0CNTR register
- PLLDIVM bit in SYSC0\_PSSPLL0CNTR register
- SSCGDIVM bit in SYSC0\_RUNSSCG0CNTR0 register
- SSCGDIVM bit in SYSC0\_PSSSSCG0CNTR0 register

(e.g. If PLLout is 576MHz, these settings must be configured as "multiply by 6" and over multiplication setting)


AC characteristics are specified by the following measurement reference voltage values.



### 12.4.3 Reset Input

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t <sub>RSTL</sub>	RSTX	-	10	-	μs	
Width for reset input removal				1	-	μs	



## 12.4.4 Power-on Conditions

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Level detection voltage	-	VCC	-	2.15	2.35	2.55	V	
Level release voltage	-	VCC	-	2.25	2.45	2.65	V	
Level detection hysteresis width	-	VCC	-	-	100	-	mV	
Level detection time	-	-	-	-	-	30	μs	*1
Slope detection undetected standard	-	VCC	V <sub>CC</sub> = at level detection release level time	-	-	4	mV/μs	*2
Power off time	-	VCC	-	50	-	-	ms	*3

\*1: If the fluctuation of the power supply is faster than the low-voltage detection time, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

\*2: When setting the power supply fluctuation to less than this standard, "Level detection time" can be longer than the maximum standard defined in this table. This is the standard when the power supply fluctuation is stable.

\*3: This time is to start the slope detection at next power on after power down and internal charge loss.

## 12.4.5 Multi-function Serial

### 12.4.5.1 CSIO Timing (SMR:MD[2:0]=010<sub>B</sub>)



#### (5-1-1) Normal Synchronous Transfer (SCR:SPI=0) and Serial Clock Output Signal Detect Level "H" (SMR:SCINV=0)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Master mode	4t <sub>CLK_LCP0A</sub>	-	ns	
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3	(CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	-30	+30	ns	
Valid SIN → SCK ↑ setup time	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↑ → Valid SIN hold time	t <sub>SHIXI</sub>			0	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0 to SCK3		t <sub>CLK_LCP0A</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>		2t <sub>CLK_LCP0A</sub> -10	-	ns		
SCK ↓ → SOT delay time	t <sub>SLOVE</sub>	SCK0 to SCK3, SOT0 to SOT3	Slave mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	-	45	ns	
Valid SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCK0 to SCK3, SIN0 to SIN3		10	-	ns	
SCK ↑ → Valid SIN hold time	t <sub>SHIXE</sub>			20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK3		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK3		-	5	ns	

**Notes:**

- This is the AC characteristic in CLK synchronized mode.
- CL is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.



**(5-1-2) Normal Synchronous Transfer (SCR:SPI=0) and Serial Clock Output Signal Detect Level "L" (SMR:SCINV=1)**



(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Master mode	4t <sub>CLK_LCP0A</sub>	-	ns	
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCK0 to SCK3, SOT0 to SOT3	(CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	-30	+30	ns	
Valid SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↓ → Valid SIN hold time	t <sub>SLIXI</sub>			0	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0 to SCK3		t <sub>CLK_LCP0A</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>		2t <sub>CLK_LCP0A</sub> -10	-	ns		
SCK ↑ → SOT delay time	t <sub>SHOVE</sub>	SCK0 to SCK3, SOT0 to SOT3	Slave mode	-	45	ns	
Valid SIN → SCK ↓ setup time	t <sub>IVSLE</sub>	SCK0 to SCK3, SIN0 to SIN3	(CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	10	-	ns	
SCK ↓ → Valid SIN hold time	t <sub>SLIXE</sub>			20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK3		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK3		-	5	ns	

**Notes:**

- This is the AC characteristic in CLK synchronized mode.
- CL is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.







**(5-1-3) SPI Supported (SCR:SPI=1), and Serial Clock Output Signal Detect Level "H"  
(SMR:SCINV=0)**

 (T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Master mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	4t <sub>CLK_LCP0A</sub>	-	ns	
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		-30	+30	ns	
Valid SIN → SCK ↓ setup time	t <sub>IVSLI</sub>	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↓ → Valid SIN hold time	t <sub>SLIXI</sub>			0	-	ns	
SOT → SCK ↓ delay time	t <sub>SOVLI</sub>	SCK0 to SCK3, SOT0 to SOT3		2t <sub>CLK_LCP0A</sub> -30	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0 to SCK3	Slave mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	t <sub>CLK_LCP0A</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CLK_LCP0A</sub> -10	-	ns	
SCK ↑ → SOT delay time	t <sub>SHOVE</sub>	SCK0 to SCK3, SOT0 to SOT3		-	45	ns	
Valid SIN → SCK ↓ setup time	t <sub>IVSLE</sub>	SCK0 to SCK3, SIN0 to SIN3		10	-	ns	
SCK ↓ → Valid SIN hold time	t <sub>SLIXE</sub>			20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK3		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK3		-	5	ns	

**Notes:**

- This is the AC characteristic in CLK synchronized mode.
- CL is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.





**(5-1-4) SPI Supported (SCR:SPI=1), and Serial Clock Output Signal Detect Level "L"  
(SMR:SCINV=1)**

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Master mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	4t <sub>CLK_LCP0A</sub>	-	ns	
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		-30	+30	ns	
Valid SIN → SCK ↑ setup time	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		30	-	ns	
SCK ↑ → Valid SIN hold time	t <sub>SHIXI</sub>			0	-	ns	
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0 to SCK3, SOT0 to SOT3		2t <sub>CLK_LCP0A</sub> -30	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK0 to SCK3	Slave mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	t <sub>CLK_LCP0A</sub> +10	-	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>			2t <sub>CLK_LCP0A</sub> -10	-	ns	
SCK ↓ → SOT delay time	t <sub>SLOVE</sub>	SCK0 to SCK3, SOT0 to SOT3		-	45	ns	
Valid SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCK0 to SCK3, SIN0 to SIN3		10	-	ns	
SCK ↑ → Valid SIN hold time	t <sub>SHIXE</sub>			20	-	ns	
SCK fall time	t <sub>F</sub>	SCK0 to SCK3		-	5	ns	
SCK rise time	t <sub>R</sub>	SCK0 to SCK3		-	5	ns	

**Notes:**

- This is the AC characteristic in CLK synchronized mode.
- CL is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.



**(5-1-5) Serial Chip Select Used (SCSCR:CSSEN=1)**

- Mark level "H" of serial clock output (SMR, SCSFR:SCINV=0)
- Inactive level "H" of serial chip select (SCSCR, SCSFR:CSLVL=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ → SCK ↓ setup time	t <sub>CSSU</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	t <sub>CSSU</sub> *1-50	-	ns	
SCK ↑ → SCS ↑ hold time	t <sub>CSDH</sub>			t <sub>CSDH</sub> *2+0	-	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS0x to SCS3x	(CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	t <sub>CSDS</sub> *3-50 +5t <sub>CLK_LCP0A</sub>	-	ns	
SCS ↓ → SCK ↓ setup time	t <sub>CSSE</sub>	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCK ↑ → SCS ↑ hold time	t <sub>CSHE</sub>			0	-	ns	
SCS deselect time	t <sub>CSDE</sub>	SCS0x to SCS3x	(CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCS ↓ → SOT delay time	t <sub>DSE</sub>	SCS0x to SCS3x, SOT0 to SOT3	(CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	-	50	ns	
SCS ↑ → SOT delay time	t <sub>DEE</sub>			0	-	ns	
SCK ↓ → SCS ↓ clock switching time	t <sub>SCC</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +0	3t <sub>CLK_LCP0A</sub> +50	ns	

\*1: t<sub>CSSU</sub>=SCSTR:CSSU[7:0] x serial chip select timing operating clock




\*2: t<sub>CSDH</sub>=SCSTR:CSDH[7:0] x serial chip select timing operating clock

\*3: t<sub>CSDS</sub>=SCSTR:CSDS[15:0] x serial chip select timing operating clock

For details on \*1, \*2, and \*3 above, see the hardware manual.

**Notes:**

- This is the AC characteristic in CLK synchronized mode.
- CL is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters.  
For details, see the hardware manual.



**(5-1-6) Serial Chip Select Used (SCSCR:CSEN=1)**

- Serial clock output signal detect level "L" (SMR, SCSFR:SCINV=1)
- Serial chip select inactive level "H" (SCSCR, SCSFR:CSLVL=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↓ → SCK ↑ setup time	t <sub>CSSU</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	t <sub>CSSU</sub> * <sup>1</sup> -50	-	ns	
SCK ↓ → SCS ↑ hold time	t <sub>CSHI</sub>			t <sub>CSHD</sub> * <sup>2</sup> +0	-	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS0x to SCS3x		t <sub>CSDS</sub> * <sup>3</sup> -50+5 t <sub>CLK_LCP0A</sub>	-	ns	
SCS ↓ → SCK ↑ setup time	t <sub>CSSE</sub>	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCK ↓ → SCS ↑ hold time	t <sub>CSHE</sub>			0	-	ns	
SCS deselect time	t <sub>CSDE</sub>	SCS0x to SCS3x		3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCS ↓ → SOT delay time	t <sub>DSE</sub>	SCS0x to SCS3x, SOT0 to SOT3		-	50	ns	
SCS ↑ → SOT delay time	t <sub>DEE</sub>		0	-	ns		
SCK ↑ → SCS ↓ clock switching time	t <sub>SCC</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +0	3t <sub>CLK_LCP0A</sub> +50	ns	

\*1: t<sub>CSSU</sub>=SCSTR:CSSU[7:0] x serial chip select timing operating clock

\*2: t<sub>CSHD</sub>=SCSTR:CSHD[7:0] x serial chip select timing operating clock



\*3: t<sub>CSDS</sub>=SCSTR:CSDS[15:0] x serial chip select timing operating clock


For details on \*1, \*2, and \*3 above, see the hardware manual.

**Notes:**

- This is the AC characteristic in CLK synchronized mode.
- CL is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by the internal operating clock used and other parameters.  
For details, see the hardware manual.







**(5-1-7) Serial Chip Select Used (SCSCR:CSEN=1)**

- Serial clock output signal detect level "H" (SMR, SCSFR:SCINV=0)
- Serial Chip select inactive level "L" (SCSCR, SCSFR:CSLVL=0)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ → SCK ↓ setup time	t <sub>CSSI</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	t <sub>CSSU</sub> *1-50	-	ns	
SCK ↑ → SCS ↓ hold time	t <sub>CSDI</sub>			t <sub>CSDI</sub> *2+0	-	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS0x to SCS3x		t <sub>CSDS</sub> *3-50+5 t <sub>CLK_LCP0A</sub>	-	ns	
SCS ↑ → SCK ↓ setup time	t <sub>CSSS</sub>	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCK ↑ → SCS ↓ hold time	t <sub>CSDS</sub>			0	-	ns	
SCS deselect time	t <sub>CSDS</sub>	SCS0x to SCS3x		3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCS ↑ → SOT delay time	t <sub>DSE</sub>	SCS0x to SCS3x, SOT0 to SOT3		-	50	ns	
SCS ↓ → SOT delay time	t <sub>DEE</sub>			0	-	ns	
SCK ↓ → SCS ↑ clock switching time	t <sub>SCC</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +0	3t <sub>CLK_LCP0A</sub> +50	ns	

\*1: t<sub>CSSU</sub>=SCSTR:CSSU[7:0] x serial chip select timing operating clock




\*2: t<sub>CSDI</sub>=SCSTR:CSDI[7:0] x serial chip select timing operating clock

\*3: t<sub>CSDS</sub>=SCSTR:CSDS[15:0] x serial chip select timing operating clock

For details on \*1, \*2, and \*3 above, see the hardware manual.

**Notes:**

- This is the AC characteristic in CLK synchronized mode.
  - CL is the load capacitance applied to pins during testing.
  - The maximum baud rate is limited by the internal operating clock used and other parameters.
- For details, see the hardware manual



**(5-1-8) Serial Chip Select Used (SCSCR:CSEN=1)**

- Serial clock output signal detect level "L" (SMR, SCSFR:SCINV=1)
- Serial Chip select inactive level "L" (SCSCR, SCSFR:CSLVL=0)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
SCS ↑ → SCK ↑ setup time	t <sub>CSSU</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA),	t <sub>CSSU</sub> *1-50	-	ns	
SCK ↓ → SCS ↓ hold time	t <sub>CSDH</sub>			t <sub>CSDH</sub> *2+0	-	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS0x to SCS3x	(CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	t <sub>CSDS</sub> *3-50+5 t <sub>CLK_LCP0A</sub>	-	ns	
SCS ↑ → SCK ↑ setup time	t <sub>CSSU</sub>	SCK0 to SCK3, SCS0x to SCS3x	Slave mode (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA),	3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCK ↓ → SCS ↓ hold time	t <sub>CSDH</sub>			0	-	ns	
SCS deselect time	t <sub>CSDI</sub>	SCS0x to SCS3x	(CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +30	-	ns	
SCS ↑ → SOT delay time	t <sub>DSE</sub>	SCS0x to SCS3x, SOT0 to SOT3	(CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	-	50	ns	
SCS ↓ → SOT delay time	t <sub>DEE</sub>			0	-	ns	
SCK ↑ → SCS ↑ clock switching time	t <sub>SCC</sub>	SCK0 to SCK3, SCS0x to SCS3x	Master mode round operation (CL=50pF, I <sub>OL</sub> =-2mA, I <sub>OH</sub> =2mA), (CL=20pF, I <sub>OL</sub> =-1mA, I <sub>OH</sub> =1mA)	3t <sub>CLK_LCP0A</sub> +0	3t <sub>CLK_LCP0A</sub> +50	ns	

\*1: t<sub>CSSU</sub>=SCSTR:CSSU[7:0] x serial chip select timing operating clock




\*2: t<sub>CSDH</sub>=SCSTR:CSDH[7:0] x serial chip select timing operating clock

\*3: t<sub>CSDS</sub>=SCSTR:CSDS[15:0] x serial chip select timing operating clock

For details on \*1, \*2, and \*3 above, see the hardware manual.

**Notes:**

- *This is the AC characteristic in CLK synchronized mode.*
- *CL is the load capacitance applied to pins during testing.*
- *The maximum baud rate is limited by the internal operating clock used and other parameters. For details, see the hardware manual.*




### 12.4.5.2 UART (Async Serial Interface) Timing (SMR:MD[2:0]=000<sub>B</sub>, 001<sub>B</sub>)

#### (5-2-1) External clock selected (BGR:EXT=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK3	(CL=50pF, IOL=-2mA, IOH=2mA), (CL=20pF, IOL=-1mA, IOH=1mA)	t <sub>CLK_LCP0A</sub> +10	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>			t <sub>CLK_LCP0A</sub> +10	-	ns	
SCK fall time	t <sub>F</sub>			-	5	ns	
SCK rise time	t <sub>R</sub>			-	5	ns	






### 12.4.5.3 LIN Interface (v2.1) (LIN Communication Control Interface (v2.1)) Timing (SMR:MD[2:0]=011<sub>B</sub>)

#### (5-3-1) External Clock Selected (BGR:EXT=1)

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK0 to SCK3	(CL=50pF, IOL=-2mA, IOH=2mA), (CL=20pF, IOL=-1mA, IOH=1mA)	t <sub>CLK_LCP0A</sub> +10	-	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>			t <sub>CLK_LCP0A</sub> +10	-	ns	
SCK fall time	t <sub>F</sub>			-	5	ns	
SCK rise time	t <sub>R</sub>			-	5	ns	



## 12.5 Timer Input Timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t <sub>TWH</sub>	IN0 to IN11	-	4t <sub>CLK_LCP0A</sub>	-	ns	4t <sub>CLK_LCP0A</sub> ≥ 100 ns
				100			4t <sub>CLK_LCP0A</sub> < 100 ns
	t <sub>TWL</sub>	TEXT0 to 5	-	4t <sub>CLK_LCP0A</sub>	-	ns	4t <sub>CLK_LCP0A</sub> ≥ 100 ns
				100			4t <sub>CLK_LCP0A</sub> < 100 ns
	TIOA0 to TIOA29 TIOB0 to TIOB7	-	-	4t <sub>CLK_LCP0A</sub>	-	ns	4t <sub>CLK_LCP0A</sub> ≥ 100 ns
				100			4t <sub>CLK_LCP0A</sub> < 100 ns



## 12.6 Trigger Input Timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t <sub>TRGH</sub> ,	INT0 to INT15	-	100	-	ns	
	t <sub>TRGL</sub>	INT0 to INT15	-	1	-	μs	Stop mode



## 12.7 NMI Input Timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t <sub>NMIL</sub>	NMIX	-	300	-	ns	



## 12.8 Low-Voltage Detection (External Low-Voltage Detection)

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V <sub>DP5</sub>	VCC	-	3.5	-	5.25	V	
Detection voltage	V <sub>DL0</sub>	VCC	*1 *3	3.6	3.8	4.0	V	When power-supply voltage falls and detection level is set initially
	V <sub>DL1</sub>	VCC	*1 *4	3.8	4.0	4.2	V	
	V <sub>DL2</sub>	VCC	*1 *5	4	4.2	4.4	V	
Hysteresis width	V <sub>HYS</sub>	VCC	-	-	100	-	mV	When power-supply voltage rises
Low-voltage detection time	T <sub>d</sub>	-	-	-	-	30	μs	
Power supply voltage regulation	-	VCC	-	-2	-	2	V/ms	*2

\*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (T<sub>d</sub>), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

\*2: Please suppress the change of the power supply within the range of the power-supply voltage regulation to do low-voltage detection by detecting voltage (V<sub>DL</sub>)

\*3: SYSC0\_RUNLVDCFGR.LVDH1V = 0100<sub>B</sub> or SYSC0\_PSSLVDCFGR.LVDH1V = 0100<sub>B</sub>

\*4: SYSC0\_RUNLVDCFGR.LVDH1V = 0101<sub>B</sub> or SYSC0\_PSSLVDCFGR.LVDH1V = 0101<sub>B</sub>

\*5: SYSC0\_RUNLVDCFGR.LVDH1V = 0110<sub>B</sub> or SYSC0\_PSSLVDCFGR.LVDH1V = 0110<sub>B</sub>

## 12.9 Low-Voltage Detection (Internal Low-Voltage Detection)

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V <sub>RDP5</sub>	-	-	0.6	-	1.4	V	
Detection voltage	V <sub>RDL</sub>	-	*	0.9	0.95	1.0	V	When power-supply voltage falls
Hysteresis width	V <sub>RHYS</sub>	-	-	-	75	-	mV	When power-supply voltage rises
Low-voltage detection time	T <sub>Rd</sub>	-	-	-	-	30	μs	

\*: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (T<sub>Rd</sub>), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

## 12.10 Low-Voltage Detection (1.2 V Power Supply Low-Voltage Detection)

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply voltage range	V <sub>RDP5</sub>	-	-	0.6	-	1.4	V	
Detection voltage	V <sub>RDL0</sub>	-	*1 *2	0.92	0.97	1.02	V	When power-supply voltage falls
	V <sub>RDL1</sub>	-	*1 *3	1.02	1.07	1.12	V	
Hysteresis width	V <sub>RHYS</sub>	-	-	-	75	-	mV	When power-supply voltage rises
Low-voltage detection time	T <sub>Rd</sub>	-	-	-	-	30	μs	

\*1: If the fluctuation of the power supply has exceeded the detection voltage range within the time less than the low-voltage detection time (T<sub>Rd</sub>), there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

\*2: SYSC0\_RUNLVDCFGR.LVDL1V = 10<sub>B</sub> or SYSC0\_PSSLVDCFGR.LVDL1V = 10<sub>B</sub>

\*3: SYSC0\_RUNLVDCFGR.LVDL1V = 11<sub>B</sub> or SYSC0\_PSSLVDCFGR.LVDL1V = 11<sub>B</sub>

## 12.11 A/D Converter

### 12.11.1 Electrical Characteristics

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0 V +5%/-10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0 V)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Total Error	-	-	-	-	±12	LSB	*3
Integral Nonlinearity	-	-	-	-	±4.0	LSB	*4
Differential Nonlinearity	-	-	-	-	±1.9	LSB	*4
Zero transition voltage	V <sub>ZT</sub>	*6	AVRL -11.5LSB	-	AVRL +12.5LSB	V	*5
Full-scale transition voltage	V <sub>FST</sub>	*6	AVRH -13.5LSB	-	AVRH +10.5LSB	V	
Sampling time	t <sub>SMP</sub>	-	0.3	-	12	μs	*1
Compare time	t <sub>CMP</sub>	-	0.7	-	28	μs	*1
A/D conversion time	t <sub>CNV</sub>	-	1.0	-	40	μs	*1
Analog port input current	I <sub>AIN</sub>	*7	-1.0	-	1.0	μA	V <sub>AVSS</sub> ≤ V <sub>AIN</sub> ≤ V <sub>AVCC</sub>
		*8	-2.0	-	2.0		
		*9	-3.0	-	3.0		
Analog input voltage	V <sub>AIN</sub>	*6	AVSS	-	AVRH	V	
Reference voltage	AVRH	AVRH0, AVRH1	4.5	-	5.25	V	AV <sub>CC</sub> ≥ AVRH
	AVRL	AVRL0/AVSS0, AVRL1/AVSS1	-	0.0	-	V	
Power supply current	I <sub>A</sub>	AVCC	-	500	900	μA	per one unit
	I <sub>AH</sub>		-	1.0	100	μA	*2
	I <sub>R</sub>	AVRH	-	1	2	mA	per one unit
	I <sub>RH</sub>		-	-	5.0	μA	*2
Variation between channels	-	*10	-	-	4	LSB	
		AN32 to AN62	-	-	4	LSB	

\*1: Time for each channel

\*2: The power supply current (V<sub>CC</sub>=AV<sub>CC</sub>=5.0V) is specified if the A/D converter is not operating and CPU is stopped.

\*3: Total Error is a comprehensive static error that includes the linearity. 1LSB=(AVRH-AVRL)/4096

\*4: 1LSB=(V<sub>FST</sub>-V<sub>ZT</sub>)/4094

\*5: 1LSB=(AVRH-AVRL)/4096

\*6: AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN62

\*7: AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN42

\*8: AN0 to AN2, and AN43

\*9: AN44 to AN62


\*10: AN0 to AN3, AN5, AN6, AN9, AN10, AN12 to AN15, AN17 to AN24, and AN27 to AN31



### 12.11.2 Notes on Using A/D Converters

**About the output impedance of an external circuit for analog input**

When the external impedance is too high, the analog voltage sampling time may become insufficient. In this case, we recommend attaching a capacitor (about 0.1  $\mu$ F) to an analog input pin.



### 12.11.3 Definition of terms


Resolution: Analog variation that is recognized by an A/D converter


Integral Nonlinearity error <sup>\*</sup>: Deviation of the straight line connecting the zero transition point ("0000 0000 0000" <--> "0000 0000 0001") and full-scale transition point ("1111 1111 1110" <--> "1111 1111 1111") from actual conversion characteristics includes zero transition error, full-scale transition error, and non-linearity error.

Differential Nonlinearity error: Deviation from the ideal value of the input voltage required for changing the output code by 1 LSB

Total error: Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error, and non linearity error.

\*: Represented as "Linearity error" in the former product series.





## 12.12 Flash Memory

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	-	300	1100	ms	8-KB sector <sup>*1</sup> Internal preprogramming time included
	-	800	3700	ms	64-KB sector <sup>*1</sup> Internal preprogramming time included
8-bit write time	-	15	288	μs	System-level overhead time excluded <sup>*1</sup>
16-bit write time	-	19	384	μs	System-level overhead time excluded <sup>*1</sup>
32-bit write time	-	27	567	μs	System-level overhead time excluded <sup>*1</sup>
64-bit write time	-	45	945	μs	System-level overhead time excluded <sup>*1</sup>
8-bit (with ECC) write time	-	19	384	μs	System-level overhead time excluded <sup>*1</sup>
16-bit (with ECC) write time	-	23	483	μs	System-level overhead time excluded <sup>*1</sup>
32-bit (with ECC) write time	-	31	651	μs	System-level overhead time excluded <sup>*1</sup>
64-bit (with ECC) write time	-	49	1029	μs	System-level overhead time excluded <sup>*1</sup>
Erase count <sup>*2</sup> / Data retention time	1,000/20 years, 10,000/10 years, 100,000/5 years	-	-	-	Temperature at write/erase time Average temperature T <sub>A</sub> =+85 degrees Celsius

\*1: Guaranteed value for up to 100,000 erases

\*2: Number of erases for each sector

### Notes:

- While the Flash memory is written or erased, shutdown of the external power (V<sub>CC</sub>) is prohibited.
- In the application system where V<sub>CC</sub> might be shut down while writing or erasing, be sure to turn the power off by using an external low-voltage detection function.
- To put it concretely, after the external power supply voltage falls below the detection voltage (V<sub>DL</sub>), hold V<sub>CC</sub> at 2.7V or more within the duration calculated by the following expression:

$$T_d^{*1} [\mu s] + (1 / F_{CRF}^{*2} [MHz]) \times 1029 + 25 [\mu s]$$

\*1 : See "12.8 Low-voltage detection (external low-voltage detection)"

\*2 : See "12.4.1 Source clock timing"

### 13. Ordering Information

Part Number	Package
S6J311xHAASEy0000	144-pin Plastic TEQFP (LEU144)

**Note:**

- "x"/"y" is a part number option. For the part number option, see the following table. For details on each package, see "PACKAGE DIMENSIONS."


### 14. Part Number Option

Part Number Option "x"	FLASH Memory
A	1MByte
9	768KByte
8	512KByte

Part Number Option "y"	
1	Sn-Bi & Halogen Free
2	PureSn & Halogen Free

# 15. Package Dimensions

LEU144 144PIN ExposedPAD Low Profile Quad Flat Package



PACKAGE	LEU144			JEDEC	MO-108C		
SYMBOL	MIN.	NOM.	MAX.	SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70	aaa	0.20		
A1	0.00	—	0.20	bbb	0.10		
A2	1.35	1.40	1.45	ccc	0.08		
D	22.00 BSC.			ddd	0.08		
D1	20.00 BSC.			N	144		
D2	7.05 REF						
D3	5.85 REF						
E	22.00 BSC.						
E1	20.00 BSC.						
E2	7.05 REF						
E3	5.85 REF						
R1	0.08	—	—				
R2	0.08	—	0.20				
θ	0°	4°	8°				
c	0.12	—	0.20				
b	0.17	0.22	0.27				
L	0.45	0.60	0.75				
L <sub>1</sub>	1.00 REF						
L <sub>2</sub>	0.25						
e	0.50 BSC.						

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

## 16. Major Changes

Page	Section	Change Results
Revision 0.1		
-	-	Initial release
Revision 1.0		
1,3	Cover	Added the family product names(S6J3119HAA / S6J3118HAA)
1,3	Cover	Revised the level of this data sheet as full production
6	2. Features 2.2 Peripheral Functions	Added the information about the memory capacity expansion
7	2. Features 2.2 Peripheral Functions	Revised the CAN transfer speed to 5Mbps
9	3. Product Lineup	Added the specifications as full production
11	4. Pin Assignment	Revised the product names of title S6J311AHAA-> S6J311xHAA
12	5. Pin Description	Revised the product names of title S6J311AHAA-> S6J311xHAA
12~21	5. Pin Description	Revised the product names of Pin No. S6J311AHAA-> S6J311xHAA
30	8. Handling Devices	Revised the note of "About power supply pins"
32	8. Handling Devices	Revised the note of "About C pin processing"(Delete "and pin 38")
33	9. Block Diagram	Revised the block diagram of S6J311xHAA as full production
34	10. Memory Map	Revised the memory map of S6J311xHAA (added information of S6J3119HAA / S6J3118HAA)
36	10.Memory Map	Revised the product names of title S6J311AHAA-> S6J311xHAA
42,44,52,55	12. Electrical Characteristics	Added the product names S6J311AHAA-> S6J311xHAA
42	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Revised "Remarks" of Analog supply voltage to "AV <sub>CC</sub> =V <sub>CC</sub> "
42	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Revised the note of *2
42	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Revised the symbol of Maximum clamp current
43	12. Electrical Characteristics 12.1 Absolute Maximum Ratings	Moved the note of *8 to the bottom of note
44	12. Electrical Characteristics 12.2 Recommended Operating Conditions	Delete the information about CS2
44	12. Electrical Characteristics 12.2 Recommended Operating Conditions	Revised C pin connection diagram
44	12. Electrical Characteristics 12.2 Recommended Operating Conditions	Added "Remarks" of Smoothing capacitor
45	12. Electrical Characteristics 12.3 DC Characteristics	Revised the minimum value of VIH6 2.0 -> 2.3
52	12. Electrical Characteristics 12.3 DC Characteristics	Revised the following DC characteristics I <sub>CC5</sub> , I <sub>CCS5</sub> , I <sub>CCT52</sub> , I <sub>CCH52</sub>
55	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Revised the product names in the table S6J311AHAA-> S6J311xHAA
55	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Delete the line of FCD0_CLK and tCD0_CLK

Page	Section	Change Results
57	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Revised the note as follow FCDO_CLK->FCPU_CLK
58	12. Electrical Characteristics 12.4.2 Internal Clock Timing	Revised the voltage value of Hysteresis input pin (TTL). 2.0V -> 2.3V
60	12. Electrical Characteristics 12.4.4 Power-on Conditions	Revised the value of Level detection voltage
60	12. Electrical Characteristics 12.4.4 Power-on Conditions	Added the line of Level release voltage
75	12. Electrical Characteristics 12.4.5.1 CSIO Timing (SMR:MD[2:0]=010B)	Added the Figure of 5-1-7(1st, 2nd, 3rd)
82	12. Electrical Characteristics 12.6 Trigger Input Timing	Deleted the following pin names in the table of "Input pulse width" and figure of "Trigger input timing" "RX0", "RXx"
86	12. Electrical Characteristics 12.11.1 Electrical Characteristics	Revised the value of "Analog port input current" in the table, and revised the pin name note *7 to *9
86	12. Electrical Characteristics 12.11.1 Electrical Characteristics	Revised the pin name note of "Variation between channels" *7 -> *10
89	12. Electrical Characteristics 12.11.3 Definition of Terms	Revised the note of "Total error"
91	12. Electrical Characteristics 12.12 Definition of Terms	Deleted the note *3
92	13. Ordering Information	Revised the note of "Package"
92	14. Part Number Option	Added the part number options as full production



**Colophon**

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

**Trademarks and Notice**

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2014-2015 Spansion All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, Easy DesignSim™, Traveo™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.



## Стандарт Электрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию .

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России , а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научно-исследовательскими институтами России.

С нами вы становитесь еще успешнее!

### Наши контакты:

**Телефон:** +7 812 627 14 35

**Электронная почта:** [sales@st-electron.ru](mailto:sales@st-electron.ru)

**Адрес:** 198099, Санкт-Петербург,  
Промышленная ул, дом № 19, литера Н,  
помещение 100-Н Офис 331