## FEATURES

Narrow body SOIC 8-lead packageLow power operation5 V operation
1.1 mA per channel maximum @ 0 Mbps to 2 Mbps
3.7 mA per channel maximum @ 10 Mbps
8.2 mA per channel maximum @ 25 Mbps
3 V operation
0.8 mA per channel maximum @ 0 Mbps to 2 Mbps
2.2 mA per channel maximum @ 10 Mbps
4.8 mA per channel maximum @ 25 Mbps
Bidirectional communication
3 V/5 V level translation
High temperature operation: $105^{\circ} \mathrm{C}$
High data rate: dc to 25 Mbps (NRZ)
Precise timing characteristics3 ns maximum pulse-width distortion3 ns maximum channel-to-channel matchingHigh common-mode transient immunity: > 25 kV/ $\mu \mathrm{s}$
Safety and regulatory approvals
UL recognition
2500 V rms for 1 minute per UL 1577
CSA component acceptance notice \#5A
VDE certificate of conformity
DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01
DIN EN 60950 (VDE 0805): 2001-12; DIN EN 60950: 2000
$V_{\text {IORM }}=560$ V peak
APPLICATIONSSize-critical multichannel isolationSPI ${ }^{\circledR}$ interface/data converter isolationRS-232/RS-422/RS-485 transceiver isolationDigital field bus isolation
SPI ${ }^{\circledR}$ interface/data converter isolation
RS-232/RS-422/RS-485 transceiver isolation
Digital field bus isolation

## GENERAL DESCRIPTION

The ADuM120x are dual-channel digital isolators based on Analog Devices' iCoupler technology. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, $i$ Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple $i$ Coupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these $i$ Coupler products.
Furthermore, iCoupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM120x isolators provide two independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). Both parts operate with the supply voltage on either side ranging from 2.7 V to 5.5 V , providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM120x provide low pulse-width distortion ( $<3 \mathrm{~ns}$ for CR grade) and tight channel-to-channel matching ( $<3 \mathrm{~ns}$ for CR grade). Unlike other optocoupler alternatives, the ADuM120x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM1200 Functional Block Diagram


Figure 2. ADuM1201 Functional Block Diagram

Rev. $B$
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## ADuM1200/ADuM1201

## TABLE OF CONTENTS

Specifications .....  3
Electrical Characteristics-5 V Operation ..... 3
Electrical Characteristics-3 V Operation. ..... 5
Electrical Characteristics—Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation ..... 7
Package Characteristics ..... 10
Regulatory Information ..... 10
Insulation and Safety-Related Specifications ..... 10
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics ..... 11
Recommended Operating Conditions ..... 11
Absolute Maximum Ratings ..... 12
REVISION HISTORY
9/04-Data Sheet Changed from Rev. A to Rev. B
Changes to Table 510
6/04-Data Sheet Changed from Rev. 0 to Rev. A
Changes to Format
$\qquad$Universal
Changes to General Description ..... 1
Changes to Electrical Characteristics-5 V Operation .....  3
Changes to Electrical Characteristics-3 V Operation ..... 5
Changes to Electrical Characteristics-Mixed 5 V/3 V or 3 V/5 V Operation ..... 7
ESD Caution ..... 12
Pin Configurations and Function Descriptions ..... 13
Typical Performance Characteristics. ..... 14
Application Information ..... 15
PC Board Layout ..... 15
Propagation Delay-Related Parameters. ..... 15
DC Correctness and Magnetic Field Immunity ..... 15
Power Consumption ..... 16
Outline Dimensions ..... 17
Ordering Guide ..... 17

4/04—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS-5 V OPERATION

All voltages are relative to their respective ground. $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI(0) |  | 0.50 | 0.60 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDO (0) |  | 0.19 | 0.25 | mA |  |
| ADuM1200, Total Supply Current, Two Channels ${ }^{1}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $1 \mathrm{ldi}(0)$ |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (0) |  | 0.5 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{ImD1} \mathrm{(10)}$ |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2 (10) |  | 1.3 | 2.0 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{I}_{\text {DD1 (25) }}$ |  | 10 | 13 | mA | 12.5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (25) |  | 2.8 | 3.4 | mA | 12.5 MHz logic signal freq. |
| ADuM1201, Total Supply Current, Two Channels ${ }^{1}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1 (Q) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}$ (Q) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ImD1}_{(10)}$ |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}$ (10) |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1 (25) |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | IDD2 (25) |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{\text {A }}$, $l_{\text {IB }}$ | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\text {IB }} \leq \mathrm{V}_{\text {DD1 }}$ or $\mathrm{V}_{\text {DD2 }}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | $\begin{aligned} & 0.3 \mathrm{~V}_{\mathrm{DD} 1}, \\ & \mathrm{~V}_{\mathrm{DD} 2} \end{aligned}$ | V |  |
| Logic High Output Voltages | Voah | $V_{D D 1}$, <br> $V_{D D 2}-0.1$ | 5.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IXH }}$ |
|  | $\mathrm{V}_{\text {ObH }}$ | $V_{D D 1}$, $\mathrm{V}_{\mathrm{DD} 2}-0.5$ | 4.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \times}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\text {ox }}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {lxL }}$ |
|  | Vobl |  | 0.04 | $0.1$ | V | $\mathrm{l}_{\text {ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 |  | $\mathrm{loxx}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xAR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 50 |  | 150 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{4}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{6}$ | tPSkCD/OD |  |  | 50 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |

## ADuM1200/ADuM1201

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xBR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|tpLH - tphl ${ }^{4}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{6}$ | tPSKCD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing Directional Channels ${ }^{6}$ | $t_{\text {PSKod }}$ |  |  | 15 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM120xCR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 45 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
|  | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {Psk }}$ |  |  | 15 | ns | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing Directional Channels ${ }^{6}$ | tPSKOD |  |  | 15 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity at Logic High Output ${ }^{7}$ | \|CMH| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{7}$ | $\left\|C M_{L}\right\|$ | 25 | 35 |  | kV/ $/$ s | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{8}$ | $\mathrm{ldDI}(\mathrm{D})$ |  | 0.19 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{8}$ | IdDo (D) |  | 0.05 |  | mA/Mbps |  |

[^0]
## ADuM1200/ADuM1201

## ELECTRICAL CHARACTERISTICS—3 V OPERATION

All voltages are relative to their respective ground. $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$. All min/max specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD1}}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI(0) |  | 0.26 | 0.35 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDo (0) |  | 0.11 | 0.20 | mA |  |
| ADuM1200, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{IDD1}$ (0) |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| VDD2 Supply Current | IDD2 (0) |  | 0.2 | 0.6 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{IDD1}(10)$ |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\operatorname{ldD2}$ (10) |  | 0.7 | 1.1 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1 (25) |  | 5.2 | 7.7 | mA | 12.5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2 (25) |  | 1.5 | 2.0 | mA | 12.5 MHz logic signal freq. |
| ADuM1201, Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1}$ (0) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | lod2 (Q) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{IDD1}(10)$ |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}$ (10) |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (25) |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD2 (25) |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{\text {A }}, l_{\text {IB }}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{1 B} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD1}}, \mathrm{~V}_{\mathrm{DD} 2}$ |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | $0.3 \mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ |  |  |
| Logic High Output Voltages | Voat | $V_{D D 1}$, $V_{D D 2}-0.1$ | 3.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  | $\mathrm{V}_{\text {OBH }}$ | $V_{D D 1}$, $V_{D D 2}-0.5$ | 2.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $\mathrm{V}_{\text {OAL }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{xx}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{l}}=\mathrm{V}_{\mathrm{lxL}}$ |
|  | Vobl |  | 0.04 | 0.1 | V | $\mathrm{l}_{\text {ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{loxx}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\text {IxL }}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xAR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{4}$ | tPHL, tPLH | 50 |  | 150 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, \|tpLH - tphL $^{4}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{6}$ | tPskci/od |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |

## ADuM1200/ADuM1201

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xBR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 60 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|tiplh -tphl $^{4}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | ps/ $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{6}$ | tPSKCD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing Directional Channels ${ }^{6}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM120xCR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 55 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|tpLH - tpHL ${ }^{4}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 16 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{6}$ | tpskcD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing Directional Channels ${ }^{6}$ | tPskod |  |  | 16 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Common Mode Transient Immunity at Logic High Output ${ }^{7}$ | \|CMH| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common Mode Transient Immunity at Logic Low Output ${ }^{7}$ | \|CML| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{8}$ | $1 \mathrm{IDII}_{(0)}$ |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{8}$ | IdDo (D) |  | 0.03 |  | mA/Mbps |  |

[^1]
## ADuM1200/ADuM1201

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION

All voltages are relative to their respective ground. $5 \mathrm{~V} / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} .3 \mathrm{~V} / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq$ $\mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All $\mathrm{min} / \mathrm{max}$ specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5.0 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | $\mathrm{IDDI}(0)$ |  |  |  | mA |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.50 | 0.6 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.26 | 0.35 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDo (0) |  |  |  | mA |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.11 | 0.20 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.19 | 0.25 | mA |  |
| ADuM1200, Total Supply Current, Two Channels ${ }^{1}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1}(0)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD } 2}$ Supply Current | $\mathrm{ldD2}$ (Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.2 | 0.6 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.5 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.7 | 1.1 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.3 | 2.0 | mA | 5 MHz logic signal freq. |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | IDD1 (25) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 10 | 13 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 5.2 | 7.7 | mA | 12.5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2 (25) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.0 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.8 | 3.4 | mA | 12.5 MHz logic signal freq. |
| ADuM1201,Total Supply Current, Two Channels ${ }^{1}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{ldD1}$ (Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}$ (Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BR and CR Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{IDD1}_{(10)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2} \mathrm{(10)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |

## ADuM1200/ADuM1201

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25 Mbps (CR Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | IDD1 (25) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| VDD2 Supply Current | ldD2 (25) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.4 | 4.8 | mA | 12.5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 6.3 | 8.0 | mA | 12.5 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{\text {A }}, l_{\text {IB }}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{1 A}, \mathrm{~V}_{1 B} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD1}}, \mathrm{~V}_{\mathrm{DD} 2}$ |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | $0.3 \mathrm{~V}_{\text {DD1 }}, \mathrm{V}_{\mathrm{DD} 2}$ | V |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  | 0.8 |  |  | V |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  | 0.4 |  |  | V |  |
| Logic High Output Voltages | Voah, Vовн | VDD1, $V_{D D 2}-0.1$ | VDD1, $V_{D D 2}$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \times}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $V_{D D 1}$, <br> $V_{D D 2}-0.5$ | $V_{D D 1}$, $V_{D D 2}-0.2$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, Vobl |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{l}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {I }}=\mathrm{V}_{\text {IXL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{l}_{\text {ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{lxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xAR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 50 |  | 150 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, \|tpLH - tphl ${ }^{4}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{5}$ | $\mathrm{t}_{\text {PK }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{6}$ | $\mathrm{t}_{\text {PSKCD/OD }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM120xBR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{tPHL}^{\text {tpLH }}$ | 15 |  | 55 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse-Width Distortion, \|ttLH - tpHL ${ }^{4}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{5}$ | $t_{\text {Psk }}$ |  |  | 22 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{6}$ | tPskci |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing Directional Channels ${ }^{6}$ | tpskod |  |  | 22 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |

## ADuM1200/ADuM1201

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM120xCR |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{2}$ | PW |  | 20 | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{3}$ |  | 25 | 50 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{4}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse-Width Distortion, \|ttple - tphl ${ }^{4}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | ps/ $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{5}$ | tpsk |  |  | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{6}$ | tPSKCD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing Directional Channels ${ }^{6}$ | $t_{\text {PSKod }}$ |  |  | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | $\mathrm{CL}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Common-Mode Transient Immunity at Logic High Output ${ }^{7}$ | \|CMH| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{7}$ | \|CML| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.2 |  | Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{8}$ | $\mathrm{ldDI}(\mathrm{D})$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.19 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{8}$ | $\mathrm{ldDI}(\mathrm{D})$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.03 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.05 |  | mA/Mbps |  |

[^2]
## ADuM1200/ADuM1201

## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-Output) ${ }^{1}$ | R-o |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-Output) ${ }^{1}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 1.0 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\mathrm{JcI}}$ |  | 46 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\text {лсо }}$ |  | 41 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

${ }^{1}$ The device is considered a 2-terminal device; Pins 1, 2, 3, and 4 are shorted together, and Pins 5, 6, 7, and 8 are shorted together.

## REGULATORY INFORMATION

The ADuM1200/ADuM1201 have been approved by the following organizations:
Table 5.

| UL | CSA | VDE |
| :--- | :--- | :--- |
| Recognized under 1577 Component | Approved under CSA Component | Certified according to |
| Recognition Program |  |  |
| 1 <br> $2500 ~ V ~ r m s ~ i s o l a t i o n ~ v o l t a g e ~$ | Acceptance Notice \#5A | DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01² |
|  |  | Basic insulation, 560 V peak |
|  |  | Complies with DIN EN 60747-5-2 (VDE 0884 |
|  |  | Part 2): 2003-01, DIN EN 60950 (VDE 0805): 2001-12; |
|  |  | EN 60950: 2000, Reinforced insulation, 560 V peak |
| File E214100 | File 2471900-4880-0001 |  |

${ }^{1}$ In accordance with UL1577, each ADuM120x is proof-tested by applying an insulation test voltage $\geq 3000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN EN 60747-5-2, each ADuM120x is proof-tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 2500 | 4.90 min | mm |
| Minimum External Air Gap (Clearance) | mm | 1 minute duration <br> Measured from input terminals to output terminals, shortest <br> distance through air |  |  |
| Minimum External Tracking (Creepage) | $\mathrm{L}(102)$ | 4.01 min | mm | Measured from input terminals to output terminals, shortest <br> distance path along body |
| Minimum Internal Gap (Internal | 0.017 min | mm | Insulation distance through insulation <br> Clearance) | CTI |
| Tracking Resistance (Comparative <br> Tracking Index) | $>175$ | V | DIN IEC 112/VDE 0303 Part 1 |  |
| Isolation Group |  |  |  |  |

## DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

Table 7.

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  | I-IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  | I-III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  | I-II |  |
| Climatic Classification |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | Viorm | 560 | $\checkmark$ peak |
| Input to Output Test Voltage, Method b1 | $V_{\text {PR }}$ | 1050 | $\checkmark$ peak |
| $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }} 100 \%$ Production Test, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  |  |  |
| Input to Output Test Voltage, Method a | $V_{\text {PR }}$ |  |  |
| After Environmental Tests Subgroup 1 |  |  |  |
| $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  | 896 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2/3 |  | 672 |  |
| $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  |  |  |
| Highest Allowable Overvoltage (Transient Overvoltage, $\mathrm{t}_{\text {TR }}=10 \mathrm{sec}$ ) | $V_{\text {TR }}$ | 4000 | $\checkmark$ peak |
| Safety-Limiting Values (maximum value allowed in the event of a failure; also see the thermal derating curve, Figure 3) |  |  |  |
| Case Temperature | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Side 1 Current | $\mathrm{I}_{51}$ | 160 | mA |
| Side 2 Current | $\mathrm{I}_{5}$ | 170 | mA |
| Insulation Resistance at $\mathrm{T}_{5}, \mathrm{~V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

Note that the "*" marking on the package denotes DIN EN 60747-5-2 approval for a 560 V peak working voltage.
This isolator is suitable for basic isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.


Figure 3. Thermal Derating Curve, Dependence of SafetyLimiting Values on Case Temperature, per DIN EN 60747-5-2

## RECOMMENDED OPERATING CONDITIONS

Table 8.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages $^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

${ }^{1}$ All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

## ADuM1200/ADuM1201

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 9.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Storage Temperature | $\mathrm{T}_{\mathrm{ST}}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | -0.5 | 7.0 | V |
| Input Voltage ${ }^{1,2}$ | $\mathrm{~V}_{\mathrm{IA},} \mathrm{V}_{\mathrm{IB}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DDI}}+0.5$ | V |
| Output Voltage $^{1,2}$ | $\mathrm{~V}_{\mathrm{OA},} \mathrm{V}_{\mathrm{OB}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DDO}}+0.5$ | V |
| Average Output Current, per Pin $^{3}$ | IO | -35 | mA |  |
| Common-Mode Transients $^{4}$ |  | -100 | +100 | $\mathrm{kV} / \mathrm{\mu s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2} V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of a given channel, respectively.
${ }^{3}$ See Figure 3 for maximum rated current values for various temperatures.
${ }^{4}$ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


Table 10. ADuM1200 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $V_{\text {IB }}$ Input | $\mathrm{V}_{\mathrm{DD} 1}$ State | $V_{\text {DD } 2}$ State | VoA Output | VoB Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | H | H | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $V_{\text {DDI }}$ power restoration. |
| X | x | Powered | Unpowered | Indeterminate | Indeterminate | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $V_{\text {DDo }}$ power restoration. |

Table 11. ADuM1201 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $\mathrm{V}_{\text {IB }}$ Input | $\mathrm{V}_{\mathrm{DD} 1}$ State | $\mathrm{V}_{\mathrm{DD} 2}$ State | $\mathrm{V}_{\mathrm{OA}}$ Output | VoB Output | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | Indeterminate | H | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $V_{D D 1}$ power restoration. |
| X | x | Powered | Unpowered | H | Indeterminate | Outputs return to the input state within $1 \mu \mathrm{~s}$ of $V_{D D O}$ power restoration. |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. ADuM1200 Pin Configuration


Figure 5. ADuM1201 Pin Configuration

Table 12. ADuM1200 Pin Function Descriptions

| Pin <br> No. | Mnemonic | Function |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1, <br> 2.7 V to 5.5 V. <br> 2 |
| $\mathrm{~V}_{\mathrm{IA}}$ | Logic Input A. <br> 3 | $\mathrm{~V}_{\mathrm{IB}}$ |
| 4 | $\mathrm{GND}_{1}$ | Logic Input B. <br> Ground 1. Ground reference for isolator <br> Side 1. <br> Ground 2. Ground reference for isolator <br> Side 2. <br> 5 |
| $\mathrm{GND}_{2}$ | $\mathrm{~V}_{\mathrm{OB}}$ | Logic Output B. <br> Logic Output A. <br> Supply Voltage for Isolator Side 2, <br> 2.7 V to 5.5 V. |
| 7 | $\mathrm{~V}_{\mathrm{OA}}$ | $\mathrm{V}_{\mathrm{DD} 2}$ |

Table 13. ADuM1201 Pin Function Descriptions

| Pin <br> No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | VDD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V . |
| 2 | $\mathrm{V}_{\text {OA }}$ | Logic Output A. |
| 3 | VIB | Logic Input B. |
| 4 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. |
| 5 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. |
| 6 | $V_{\text {ов }}$ | Logic Output B. |
| 7 | $V_{\text {IA }}$ | Logic Input A. |
| 8 | V DD | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V . |

## ADuM1200/ADuM1201

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation


Figure 7. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)


Figure 9. Typical ADuM1200 VDDI Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 10. Typical ADuM1200 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 11. Typical ADuM1201 VDD1 or VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation

## APPLICATION INFORMATION

## PC BOARD LAYOUT

The ADuM120x digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm .

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.


Figure 12. Propagation Delay Parameters
Pulse-width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount that the propagation delay differs between channels within a single ADuM120x component.

Propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM120x components operating under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder via the transformer. The decoder is bistable and is therefore either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than $2 \mu \mathrm{~s}$ at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than about $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 8) by the watchdog timer circuit.

The ADuM120x are extremely immune to external magnetic fields. The limitation on the ADuM120x's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM120x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \Pi r_{n}^{2} ; n=1,2, \ldots N
$$

where:
$\beta$ is the magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the nth turn in the receiving coil ( cm ).
Given the geometry of the receiving coil in the ADuM120x and an imposed requirement that the induced voltage be at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 13.


Figure 13. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V -still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM120x transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. As seen, the ADuM120x are extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example, one would have to place a 0.5 kA current 5 mm away from the ADuM120x to affect the component's operation.

## ADuM1200/ADuM1201



Figure 14. Maximum Allowable Current for Various Current-to-ADuM120x Spacings

Note that at combinations of strong magnetic fields and high frequencies, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the threshold of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM120x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I}(Q) & \mathrm{f}>0.5 f_{r}
\end{array}
$$

for each output channel, the supply current is given by

$$
\begin{array}{rr}
I_{D D O}=I_{D D O}(Q) & f \leq 0.5 f_{r} \\
I_{D D O}=\left(I_{D D O}(D)+\left(0.5 \times 10^{-3}\right) \times C_{L} V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
f>0.5 f_{r}
\end{array}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage ( V ).
$f$ is the input logic signal frequency ( MHz , half of the input data rate, NRZ signaling).
$f_{r}$ is the input stage refresh rate (Mbps).
$I_{D D I(Q)}, I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).

To calculate the total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current, the supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ are calculated and totaled. Figure 6 and Figure 7 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 provide total IDD1 and $\mathrm{I}_{\mathrm{DD} 2}$ supply current as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

## OUTLINE DIMENSIONS



Figure 15. 8-Lead Standard Small Outline Package [SOIC]
Narrow Body (R-8)
Dimensions shown in millimeters (inches)

ORDERING GUIDE

| Model | Number of Inputs, $V_{D D 1}$ Side | Number of Inputs, $V_{\text {DD } 2}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum Pulse-Width Distortion (ns) | Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) | Package Option ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1200AR | 2 | 0 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1200AR-RL7 | 2 | 0 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1200ARZ ${ }^{2}$ | 2 | 0 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1200ARZ-RL7 ${ }^{2}$ | 2 | 0 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1200BR | 2 | 0 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1200BR-RL7 | 2 | 0 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1200BRZ ${ }^{2}$ | 2 | 0 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1200BRZ-RL7 ${ }^{2}$ | 2 | 0 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1200CR | 2 | 0 | 25 | 45 | 3 | -40 to +105 | R-8 |
| ADuM1200CR-RL7 | 2 | 0 | 25 | 45 | 3 | -40 to +105 | R-8 |
| ADuM1200CRZ ${ }^{2}$ | 2 | 0 | 25 | 45 | 3 | -40 to +105 | R-8 |
| ADuM1200CRZ-RL7 ${ }^{2}$ | 2 | 0 | 25 | 45 | 3 | -40 to +105 | R-8 |
| ADuM1201AR | 1 | 1 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1201AR-RL7 | 1 | 1 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1201ARZ ${ }^{2}$ | 1 | 1 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1201ARZ-RL7 ${ }^{2}$ | 1 | 1 | 1 | 100 | 40 | -40 to +105 | R-8 |
| ADuM1201BR | 1 | 1 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1201BR-RL7 | 1 | 1 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1201BRZ ${ }^{2}$ | 1 | 1 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1201BRZ-RL7 ${ }^{2}$ | 1 | 1 | 10 | 50 | 3 | -40 to +105 | R-8 |
| ADuM1201CR | 1 | 1 | 25 | 45 | 3 | -40 to +105 | R-8 |
| ADuM1201CR-RL7 | 1 | 1 | 25 | 45 | 3 | -40 to +105 | R-8 |
| ADuM1201CRZ ${ }^{2}$ | 1 | 1 | 25 | 45 | 3 | -40 to +105 | R-8 |
| ADuM1201CRZ-RL7 ${ }^{2}$ | 1 | 1 | 25 | 45 | 3 | -40 to +105 | R-8 |

[^3]
## ADuM1200/ADuM1201

NOTES

NOTES

## ADuM1200/ADuM1201

## NOTES

## Стандарт Злектрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:
Телефон: +7 8126271435
Электронная почта: sales@st-electron.ru
Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера H, помещение 100-Н Офис 331


[^0]:    ${ }^{1}$ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{IDD2}$ supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
    ${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{lx}}$ signal to the $50 \%$ level of the falling edge of the $\mathrm{V}_{\text {Ox }}$ signal. tpLH propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \mathrm{x}}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
    ${ }^{5} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
    ${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
    ${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{L}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
    ${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

[^1]:    ${ }^{1}$ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
    ${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{lx}}$ signal to the $50 \%$ level of the falling edge of the $\mathrm{V}_{\text {Ox }}$ signal. tpLH propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \mathrm{x}}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
    ${ }^{5}$ tpsk is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
    ${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
    ${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
    ${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

[^2]:    ${ }^{1}$ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.
    ${ }^{2}$ The minimum pulse width is the shortest pulse width at which the specified pulse-width distortion is guaranteed.
    ${ }^{3}$ The maximum data rate is the fastest data rate at which the specified pulse-width distortion is guaranteed.
    ${ }^{4} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
    ${ }^{5} \mathrm{t}_{\text {PSK }}$ is the magnitude of the worst-case difference in $\mathrm{t}_{\text {PHL }}$ and/or tpLH that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
    ${ }^{6}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
    ${ }^{7} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. CML is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
    ${ }^{8}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in the signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating per-channel supply current for a given data rate.

[^3]:    ${ }^{1}$ R-8 = 8-lead narrow body SOIC.
    ${ }^{2} Z=P b-f r e e ~ p a r t . ~$

