## FEATURES

## PERFORMANCE

30 ns Instruction Cycle Time 33 MIPS Sustained Performance
Single-Cycle Instruction Execution
Single-Cycle Context Switch
3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle
Multifunction Instructions
Power-Down Mode Featuring Low CMOS Standby Power Dissipation with 100 Cycle Recovery from Power-Down Condition
Low Power Dissipation in Idle Mode

## INTEGRATION

ADSP-2100 Family Code Compatible, with Instruction Set Extensions
80K Bytes of On-Chip RAM, Configured as 16K Words On-Chip Program Memory RAM and 16K Words On-Chip Data Memory RAM
Dual Purpose Program Memory for Both Instruction and Data Storage
Independent ALU, Multiplier/ Accumulator and Barrel Shifter Computational Units
Two Independent Data Address Generators
Powerful Program Sequencer Provides
Zero Overhead Looping Conditional Instruction Execution
Programmable 16-Bit Interval Timer with Prescaler 100-Lead TQFP

## SYSTEM INTERFACE

16-Bit Internal DMA Port for High Speed Access to On-Chip Memory (Mode Selectable)
4 MByte Byte Memory Interface for Storage of Data Tables \& Program Overlays
8-Bit DMA to Byte Memory for Transparent Program and Data Memory Transfers (Mode Selectable)
I/O Memory Interface with 2048 Locations Supports Parallel Peripherals (Mode Selectable)
Programmable Memory Strobe \& Separate I/O Memory Space Permits "Glueless" System Design (Mode Selectable)
Programmable Wait State Generation
Two Double-Buffered Serial Ports with Companding Hardware and Automatic Data Buffering
Automatic Booting of On-Chip Program Memory from Byte-Wide External Memory, e.g., EPROM, or Through Internal DMA Port
*ICE-Port is a trademark of Analog Devices, Inc.

## REV. 0

[^0]FUNCTIONAL BLOCK DIAGRAM


Six External Interrupts
13 Programmable Flag Pins Provide Flexible System Signaling
UART Emulation through Software SPORT Reconfiguration
ICE-Port ${ }^{\text {TM }}$ * Emulator Interface Supports Debugging in Final Systems

## GENERAL NOTE

This data sheet represents production grade specifications for the ADSP-2185 (5 V).

## GENERAL DESCRIPTION

The AD SP-2185 is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications.
The AD SP-2185 combines the AD SP-2100 family base architecture (three computational units, data address generators and a program sequencer) with two serial ports, a 16-bit internal DM A port, a byte DMA port, a programmable timer, Flag I/O, extensive interrupt capabilities and on-chip program and data memory.
The AD SP-2185 integrates 80K bytes of on-chip memory configured as 16 K words (24-bit) of program RAM and 16 K words (16-bit) of data RAM. Power-down circuitry is also provided to meet the low power needs of battery operated portable equipment. The AD SP-2185 is available in 100-pin T QF P package.
In addition, the AD SP-2185 supports new instructions, which include bit manipulations-bit set, bit clear, bit toggle, bit testnew ALU constants, new multiplication instruction (x squared), biased rounding, result free ALU operations, I/O memory transfers and global interrupt masking, for increased flexibility.

[^1]Fabricated in a high speed, double metal, low power, $0.5 \mu \mathrm{~m}$ CM OS process, the ADSP-2185 operates with a 30 ns instruction cycle time. Every instruction can execute in a single processor cycle.
The AD SP-2185's flexible architecture and comprehensive instruction set allow the processor to perform multiple operations in parallel. In one processor cycle the ADSP-2185 can:

- generate the next program address
- fetch the next instruction
- perform one or two data moves
- update one or two data address pointers
- perform a computational operation

This takes place while the processor continues to:

- receive and transmit data through the two serial ports
- receive and/or transmit data through the internal D M A port
- receive and/or transmit data through the byte DM A port
- decrement timer


## Development System

The AD SP-2100 Family D evelopment Software, a complete set of tools for software and hardware system development, supports the AD SP-2185. The System Builder provides a high level method for defining the architecture of systems under development. The Assembler has an algebraic syntax that is easy to program and debug. The Linker combines object files into an executable file. The Simulator provides an interactive instructionlevel simulation with a reconfigurable user interface to display different portions of the hardware environment. A PROM Splitter generates PROM programmer compatible files. The C Compiler, based on the F ree Software F oundation's G N U C C ompiler, generates AD SP-2185 assembly source code. The source code debugger allows programs to be corrected in the C environment. The Runtime Library includes over 100 AN SIstandard mathematical and DSP-specific functions.
The EZ-KIT L ite is a hardware/software kit offering a complete development environment for the entire ADSP-21xx family: an AD SP-218x based evaluation board with PC monitor software plus Assembler, Linker, Simulator and PROM Splitter software. The AD SP-21xx EZ-KIT Lite is a low cost, easy to use hardware platform on which you can quickly get started with your D SP software design. The EZ-K IT Lite includes the following features:

- 33 M Hz AD SP-2181
- Full 16-bit Stereo Audio I/O with AD 1847 SoundPort ${ }^{\text {®* }}$ C odec
- RS-232 Interface to PC with Windows ${ }^{\circledR}$ 3.1 C ontrol Software
- Stand-Alone Operation with Socketed EPROM
- EZ-ICE ${ }^{\circledR *}$ C onnector for Emulator C ontrol
- DSP Demo Programs

The AD SP-218x EZ-ICE ${ }^{\circledR *}$ Emulator aids in the hardware debugging of an ADSP-2185 system. The emulator consists of hardware, host computer resident software, and the target board connector. The ADSP-2185 integrates on-chip emulation support with a 14-pin ICE-PORT ${ }^{\text {M }}$ * interface. This interface provides a simpler target board connection that requires fewer mechanical clearance considerations than other AD SP-2100 F amily EZ-ICE ${ }^{\circledR}$ s. The AD SP-2185 device need not be removed from the target system when using the EZ-ICE ${ }^{\circledR *}$, nor are any adapters needed. Due to the small footprint of the EZ-ICE ${ }^{\circledR *}$ connector, emulation can be supported in final board designs.
*All trademarks are the property of their respective holders.
*EZ-ICE and SoundPORT are registered trademarks of Analog D evices, Inc.

The EZ-ICE ${ }^{\circledR *}$ performs a full range of functions, including:

- In-target operation
- Up to 20 breakpoints
- Single-step or full-speed operation
- Registers and memory values can be examined and altered
- PC upload and download functions
- Instruction-level emulation of program booting and execution
- Complete assembly and disassembly of instructions
- C source-level debugging

See D esigning An EZ-ICE ${ }^{\circledR *}$-C ompatible T arget System in the A DSP-2100 Family E Z-Tools M anual (AD SP-2181 sections) as well as the T arget Board C onnector for EZ-ICE ${ }^{\circledR *}$ Probe section of this data sheet for the exact specifications of the EZ-ICE ${ }^{\circledR *}$ target board connector.

## Additional Information

T his data sheet provides a general overview of AD SP-2185 functionality. For additional information on the architecture and instruction set of the processor, refer to the AD SP-2100 F amily U ser's M anual. For more information about the development tools, refer to the A DSP-2100 F amily D evelopment T ools D ata Sheet.

## ARCHITECTURE OVERVIEW

The AD SP-2185 instruction set provides flexible data moves and multifunction (one or two data moves with a computation) instructions. Every instruction can be executed in a single processor cycle. The AD SP-2185 assembly language uses an algebraic syntax for ease of coding and readability. A comprehensive set of development tools supports program development.


## Figure 1. Block Diagram

Figure 1 is an overall block diagram of the ADSP-2185. The processor contains three independent computational units: the ALU , the multiplier/accumulator ( M AC) and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The M AC performs single-cycle multiply, multiply/add and multiply/subtract operations with 40 bits of accumulation. The shifter performs logical and arithmetic shifts, normalization, denormalization and derive exponent operations.
The shifter can be used to efficiently implement numeric format control including multiword and block floating-point representations.

The internal result ( $R$ ) bus connects the computational units so the output of any unit may be the input of any unit on the next cycle.
A powerful program sequencer and two dedicated data address generators ensure efficient delivery of operands to these computational units. The sequencer supports conditional jumps, subroutine calls and returns in a single cycle. With internal loop counters and loop stacks, the ADSP-2185 executes looped code with zero overhead; no explicit jump instructions are required to maintain loops.
T wo data address generators (D AG s) provide addresses for simultaneous dual operand fetches from data memory and program memory. Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four possible modify registers. A length value may be associated with each pointer to implement automatic modulo addressing for circular buffers.
Efficient data transfer is achieved with the use of five internal buses:

- Program M emory Address (PM A) Bus
- Program M emory D ata (PM D) Bus
- D ata M emory Address (DM A) Bus
- D ata M emory D ata (D M D) Bus
- Result (R) Bus

The two address buses (PM A and DM A) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PM D and DM D) share a single external data bus. Byte memory space and I/O memory space also share the external buses.
Program memory can store both instructions and data, permitting the AD SP-2185 to fetch two operands in a single cycle, one from program memory and one from data memory. The ADSP2185 can fetch an operand from program memory and the next instruction in the same cycle.
When configured in host mode, the AD SP-2185 has a 16-bit Internal DMA port (IDM A port) for connection to external systems. T he ID M A port is made up of 16 data/address pins and five control pins. The ID M A port provides transparent, direct access to the DSPs on-chip program and data RAM.
An interface to low cost byte-wide memory is provided by the Byte D M A port (BD M A port). The BD M A port is bidirectional and can directly address up to four megabytes of external RAM or ROM for off-chip storage of program overlays or data tables.
The byte memory and I/O memory space interface supports slow memories and I/O memory-mapped peripherals with programmable wait state generation. External devices can gain control of external buses with bus request/grant signals ( $\overline{\mathrm{BR}}, \overline{\mathrm{BGH}}$ and $\overline{\mathrm{BG}}$ ). One execution mode (Go M ode) allows the AD SP-2185 to continue running from on-chip memory. N ormal execution mode requires the processor to halt while buses are granted.
The ADSP-2185 can respond to eleven interrupts. There can be up to six external interrupts (one edge-sensitive, two level-sensitive and three configurable) and seven internal interrupts generated by the timer, the serial ports (SPORT s), the Byte D M A port and the power-down circuitry. There is also a master RESET signal. The two serial ports provide a complete synchronous serial interface with optional companding in hardware and a
wide variety of framed or frameless data transmit and receive modes of operation.
Each port can generate an internal programmable serial clock or accept an external serial clock.
The ADSP-2185 provides up to 13 general-purpose flag pins. The data input and output pins on SPORT 1 can be alternatively configured as an input flag and an output flag. In addition, eight flags are programmable as inputs or outputs, and three flags are always outputs.
A programmable interval timer generates periodic interrupts. A 16-bit count register (TCOUNT) decrements every n processor cycle, where $n$ is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (T PERIOD).

## Serial Ports

The ADSP-2185 incorporates two complete synchronous serial ports (SPORT 0 and SPORT 1) for serial communications and multiprocessor communication.
H ere is a brief list of the capabilities of the ADSP-2185 SPORT s. For additional information on Serial Ports, refer to the ADSP2100 F amily U ser's M anual.

- SPORT s are bidirectional and have a separate, double-buffered transmit and receive section.
- SPORT s can use an external serial clock or generate their own serial clock internally.
- SPORTs have independent framing for the receive and transmit sections. Sections run in a frameless mode or with frame synchronization signals internally or externally generated. F rame sync signals are active high or inverted, with either of two pulse widths and timings.
- SPORT s support serial data word lengths from 3 to 16 bits and provide optional A-law and $\mu$-law companding according to CCITT recommendation G.711.
- SPORT receive and transmit sections can generate unique interrupts on completing a data word transfer.
- SPORT s can receive and transmit an entire circular buffer of data with only one overhead cycle per data word. An interrupt is generated after a data buffer transfer.
- SPORT 0 has a multichannel interface to selectively receive and transmit a 24 or 32 word, time-division multiplexed, serial bitstream.
- SPORT 1 can be configured to have two external interrupts ( $\overline{\mathrm{IRQ} 0}$ and $\overline{\mathrm{IRQ}} 1$ ) and the Flag In and Flag Out signals. The internally generated serial clock may still be used in this configuration.


## PIN DESCRIPTIONS

The AD SP-2185 will be available in a 100-lead T QFP package. In order to maintain maximum functionality and reduce package size and pin count, some serial port, programmable flag, interrupt and external bus pins have dual, multiplexed functionality. The external bus pins are configured during RESET only, while serial port pins are software configurable during program execution. Flag and interrupt functionality is retained concurrently on multiplexed pins. In cases where pin functionality is reconfigurable, the default state is shown in plain text; alternate functionality is shown in italics.

## Common-Mode Pins

| Pin <br> Name(s) | \# of Pins | Input Output | Function |
| :---: | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ | 1 | I | Processor R eset Input |
| $\overline{\mathrm{BR}}$ | 1 | I | Bus Request Input |
| $\overline{\mathrm{BG}}$ | 1 | 0 | Bus Grant Output |
| $\overline{\mathrm{BGH}}$ | 1 | 0 | Bus G rant H ung Output |
| $\overline{\text { DMS }}$ | 1 | 0 | D ata M emory Select O utput |
| $\overline{\text { PMS }}$ | 1 | 0 | Program M emory Select O utput |
| $\overline{\text { IOMS }}$ | 1 | 0 | M emory Select Output |
| $\overline{\mathrm{BMS}}$ | 1 | 0 | B yte M emory Select Output |
| $\overline{\mathrm{CMS}}$ | 1 | 0 | Combined M emory Select Output |
| $\overline{\mathrm{RD}}$ | 1 | 0 | M emory Read Enable Output |
| $\overline{\mathrm{WR}}$ | 1 | 0 | M emory W rite Enable Output |
| $\overline{\text { IRQ2/ }}$ | 1 | 1 | Edge- or Level-Sensitive Interrupt R equest ${ }^{1}$ |
| PF 7 |  | I/0 | Programmable I/O Pin |
| $\begin{aligned} & \overline{\mathrm{IRQL0}} / \\ & \text { PF5 } \end{aligned}$ | 1 | $1$ | L evel-Sensitive Interrupt Requests ${ }^{1}$ Programmable I/O Pin |
| $\begin{aligned} & \overline{\text { IRQL1/ }} \\ & \text { PF6 } \end{aligned}$ | 1 | $1 / 0$ | L evel-Sensitive Interrupt Requests ${ }^{1}$ Programmable I/O Pin |
| $\begin{aligned} & \overline{\mathrm{IRQE}} / \\ & \text { PF } 4 \end{aligned}$ | 1 | l/0 | Edge-Sensitive Interrupt Requests ${ }^{1}$ Programmable I/O Pin |
| PF 3 | 1 | I/0 | Programmable I/O Pin |
| M ode C/ | 1 | 1 | M ode Select Input—C hecked only D uring RESET |
| PF 2 |  | I/O | Programmable I/O Pin During N ormal Operation |
| M ode B/ | 1 | 1 | M ode Select Input-C hecked only D uring RESET |
| PF 1 |  | I/0 | Programmable I/O Pin During N ormal Operation |
| M ode A/ | 1 | I | M ode Select Input—C hecked only D uring RESET |
| PF 0 |  | I/O | Programmable I/O Pin During N ormal Operation |
| CLKIN, XTAL | 2 | 1 | Clock or Quartz Crystal Input |
| CLKOUT | 1 | 0 | Processor Clock Output |
| SPORTO | 5 | I/0 | Serial Port I/O Pins |
| $\begin{aligned} & \text { SPORT 1/ } \\ & \hline \text { IRQ1:0 } \\ & \text { FI, FO } \end{aligned}$ | 5 | I/0 | Serial Port I/O Pins <br> Edge- or Level-Sensitive Interrupts, <br> Flag In, Flag Out² |
| $\overline{\text { PWD }}$ | 1 | 1 | Power-D own Control Input |
| PWDACK | 1 | 0 | Power-D own C ontrol Output |
| FL0, FL1, FL2 | 3 | 0 | Output Flags |
| VDD and GND | 16 | I | Power and Ground |
| EZ-Port | 9 | 1/0 | For Emulation U se |

## NOTES

${ }^{1}$ Interrupt/F lag pins retain both functions concurrently. If IM ASK is set to enable the corresponding interrupts, the D SP will vector to the appropriate interrupt vector address when the pin is asserted, either by external devices or set as a programmable flag.
${ }^{2}$ SPORT configuration determined by the DSP System C ontrol Register. Software configurable.

## Memory Interface Pins

The ADSP-2185 processor can be used in one of two modes, F ull M emory M ode, which allows BD M A operation with full external overlay memory and I/O capability, or H ost M ode, which allows IDM A operation with limited external addressing capabilities. T he operating mode is determined by the state of the M ode C pin during RESET and cannot be changed while the processor is running.

## Full Memory Mode Pins (Mode C $=0$ )

| Pin Name | $\begin{aligned} & \text { \# } \\ & \text { of } \\ & \text { Pins } \end{aligned}$ | Input/ Output | Function |
| :---: | :---: | :---: | :---: |
| A13:0 | 14 | 0 | Address $O$ utput Pins for Program, D ata, Byte and I/O Spaces |
| D 23:0 | 24 | I/O | D ata I/O Pins for Program, D ata, Byte and I/O Spaces (8 M SBs Are Also U sed as Byte M emory Addresses) |
| Host Mode Pins (Mode C = 1) |  |  |  |
| Pin Name | \# of Pins | Input/ Output | Function |
| IAD 15:0 | 16 | I/O | IDM A Port Address/D ata Bus |
| A 0 | 1 | 0 | Address Pin for External I/O, Program, D ata, or Byte Access |
| D 23:8 | 16 | 1/0 | D ata I/O Pins for Program, D ata Byte and I/O Spaces |
| $\overline{\text { IWR }}$ | 1 | I | ID M A Write Enable |
| $\overline{\text { IRD }}$ | 1 | I | ID M A Read Enable |
| IAL | 1 | I | ID M A Address L atch Pin |
| $\overline{\text { IS }}$ | 1 | 1 | ID M A Select |
| $\overline{\text { IACK }}$ | 1 | 0 | ID M A Port Acknowledge |

In H ost M ode, external peripheral addresses can be decoded using the A0, $\overline{\mathrm{CMS}}, \overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}$, and $\overline{\overline{\mathrm{IOMS}}}$ signals

## Setting Memory Mode

M emory M ode selection for the ADSP-2185 is made during chip reset through the use of the $M$ ode $C$ pin. This pin is multiplexed with the DSP's PF 2 pin, so care must be taken in how the mode selection is made. The two methods for selecting the value of $M$ ode $C$ are active and passive.

Passive configuration involves the use a pull-up or pull-down resistor connected to the M ode C pin. To minimize power consumption, or if the PF2 pin is to be used as an output in the D SP application, a weak pull-up or pull-down, on the order of $100 \mathrm{k} \Omega$, can be used. This value should be sufficient to pull the pin to the desired level and still allow the pin to operate as a programmable flag output without undue strain on the processor's output driver. For minimum power consumption during power-down, reconfigure PF 2 to be an input as the pull-up or pull-down will hold the pin in a known state and will not switch.
A ctive configuration involves the use of a three-stateable external driver connected to the M ode C pin. A driver's output enable should be connected to the DSP's $\overline{\text { RESET }}$ signal such that it only drives the PF 2 pin when $\overline{\mathrm{RESET}}$ is active (low). After

RESET is deasserted, the driver should three-state, thus allowing full use of the PF2 pin as either an input or output.
T o minimize power consumption during power-down, configure the programmable flag as an output when connected to a threestated buffer. This ensures that the pin will be held at a constant level and not oscillate should the three-state driver's level hover around the logic switching point.

## Interrupts

The interrupt controller allows the processor to respond to the eleven possible interrupts and reset with minimum overhead. The ADSP-2185 provides four dedicated external interrupt input pins, $\overline{\mathrm{IRQ} 2}, \overline{\mathrm{IRQL0}}, \overline{\mathrm{IRQL1}}$ and $\overline{\mathrm{IRQE}}$ (shared with the PF7:4 pins). In addition, SPORT 1 may be reconfigured for $\overline{\mathrm{IRQ} 0}, \overline{\mathrm{IRQ1}}, ~ F L A G \_I N$ and FLAG_OUT, for a total of six external interrupts. The ADSP-2185 also supports internal interrupts from the timer, the byte D M A port, the two serial ports, software and the power-down control circuit. The interrupt levels are internally prioritized and individually maskable (except power-down and reset). The $\overline{\mathrm{IRQ}} 2, \overline{\mathrm{IRQ} 0}$ and $\overline{\mathrm{IRQ} 1}$ input pins can be programmed to be either level- or edge-sensitive. $\overline{\mathrm{IRQL} 0}$ and $\overline{\text { IRQL1 }}$ are level-sensitive and IRQE is edge-sensitive. The priorities and vector addresses of all interrupts are shown in Table I.

Table I. Interrupt Priority \& Interrupt Vector Addresses

| Source Of Interrupt | Interrupt Vector Address (Hex) |
| :--- | :--- |
| Reset (or Power-U p with |  |
| PUCR = 1) | 0000 (Highest Priority) |
| Power-down (N onmaskable) | 002 C |
| $\overline{\overline{\text { IRQ2 }}}$ | 0004 |
| $\overline{\text { IRQL1 }}$ | 0008 |
| $\overline{\text { IRQL0 }}$ | 000 C |
| SPORT 0 T ransmit | 0010 |
| SPORT 0 Receive | 0014 |
| $\overline{\text { IRQE }}$ | 0018 |
| BD M A Interrupt | 001 C |
| SPORT 1 T ransmit or $\overline{\text { IRQ1 }}$ | 0020 |
| SPORT 1 Receive or $\overline{\text { IRQ0 }}$ | 0024 |
| Timer | 0028 (L owest Priority) |

Interrupt routines can either be nested, with higher priority interrupts taking precedence, or processed sequentially. Interrupts can be masked or unmasked with the IM ASK register. Individual interrupt requests are logically AN D ed with the bits in IM ASK ; the highest priority unmasked interrupt is then selected. The power-down interrupt is nonmaskable.
The ADSP-2185 masks all interrupts for one instruction cycle following the execution of an instruction that modifies the IM ASK register. T his does not affect serial port autobuffering or DM A transfers.
The interrupt control register, ICNTL, controls interrupt nesting and defines the $\overline{\overline{I R Q} 0} \overline{\overline{I R Q 1}}$ and $\overline{\overline{I R Q 2}}$ external interrupts to be either edge- or level-sensitive. The $\overline{\text { IRQE }}$ pin is an external edge-sensitive interrupt and can be forced and cleared. The $\overline{\mathrm{IRQL0}}$ and $\overline{\mathrm{IRQL1}}$ pins are external level-sensitive interrupts.

The IFC register is a write-only register used to force and clear interrupts.
On-chip stacks preserve the processor status and are automatically maintained during interrupt handling. The stacks are twelve levels deep to allow interrupt, loop and subroutine nesting.
The following instructions allow global enable or disable servicing of the interrupts (including power-down), regardless of the state of IM ASK. D isabling the interrupts does not affect serial port autobuffering or DMA.
ENA INTS;
DIS INTS;
When the processor is reset, interrupt servicing is enabled.

## LOW POWER OPERATION

The AD SP-2185 has three low power modes that significantly reduce the power dissipation when the device operates under standby conditions. These modes are:

- Power-D own
- Idle
- Slow Idle

The CLKOUT pin may also be disabled to reduce external power dissipation.

## Power-Down

The ADSP-2185 processor has a low power feature that lets the processor enter a very low power dormant state through hardware or software control. H ere is a brief list of power-down features. Refer to the A D SP-2100 F amily U ser's M anual, "System Interface" chapter, for detailed information about the powerdown feature.

- Quick recovery from power-down. The processor begins executing instructions in as few as 100 CLKIN cycles.
- Support for an externally generated TTL or CM OS processor clock. T he external clock can continue running during power-down without affecting the lowest power rating and 100 CLKIN cycle recovery.
- Support for crystal operation includes disabling the oscillator to save power (the processor automatically waits approximately 4096 C L K IN cycles for the crystal oscillator to start or stabilize), and letting the oscillator run to allow 100 CLK IN cycle start-up.
- Power-down is initiated by either the power-down pin ( $\overline{\text { PWD }}$ ) or the software power-down force bit.
- Interrupt support allows an unlimited number of instructions to be executed before optionally powering down. The powerdown interrupt also can be used as a nonmaskable, edgesensitive interrupt.
- C ontext clear/save control allows the processor to continue where it left off or start with a clean context when leaving the power-down state.
- The $\overline{\operatorname{RESET}}$ pin also can be used to terminate power-down.
- Power-down acknowledge pin indicates when the processor has entered power-down.


## ADSP-2185

## Idle

When the ADSP-2185 is in the Idle M ode, the processor waits indefinitely in a low power state until an interrupt occurs. When an unmasked interrupt occurs, it is serviced; execution then continues with the instruction following the IDLE instruction. In Idle mode ID M A, BD M A and autobuffer cycle steals still occur.

## Slow Idle

The IDLE instruction is enhanced on the AD SP-2185 to let the processor's internal clock signal be slowed, further reducing power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor given in the IDLE instruction. The format of the instruction is
IDLE (n);
where $\mathrm{n}=16,32,64$ or 128 . T his instruction keeps the processor fully functional, but operating at the slower clock rate. While it is in this state, the processor's other internal clock signals, such as SCLK, CLK OUT and timer clock, are reduced by the same ratio. The default form of the instruction, when no clock divisor is given, is the standard IDLE instruction.
When the ID LE ( $n$ ) instruction is used, it effectively slows down the processor's internal clock and thus its response time to incoming interrupts. The one-cycle response time of the standard idle state is increased by $n$, the clock divisor. When an enabled interrupt is received, the AD SP-2185 will remain in the idle state for up to a maximum of $n$ processor cycles ( $n=16,32,64$ or 128) before resuming normal operation.
When the IDLE ( $n$ ) instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor's reduced internal clock rate. U nder these conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional time the processor takes to come out of the idle state (a maximum of $n$ processor cycles).

## SYSTEM INTERFACE

Figure 2 shows typical basic system configurations with the AD SP-2185, two serial devices, a byte-wide EPROM and optional external program and data overlay memories (mode selectable). Programmable wait state generation allows the processor to easily connect to slow peripheral devices. The AD SP-2185 also provides four external interrupts and two serial ports or six external interrupts and one serial port.
H ost M emory mode allows access to the full external data bus, but limits addressing to a single address bit (A0). Additional system peripherals can be added in this mode through the use of external hardware to generate and latch address signals.


Figure 2. Basic System Configuration

## Clock Signals

The AD SP-2185 can be clocked by either a crystal or a T T Lcompatible clock signal.
The CLKIN input cannot be halted, changed during operation or operated below the specified frequency during normal operation. T he only exception is while the processor is in the powerdown state. For additional information, refer to Chapter 9, A DSP-2100 F amily U ser's M anual, for detailed information on this power-down feature.
If an external clock is used, it should be a T TL-compatible signal running at half the instruction rate. T he signal is connected to the processor's CLKIN input. When an external clock is used, the XTAL input must be left unconnected.

The ADSP-2185 uses an input clock with a frequency equal to half the instruction rate; a 16.67 M Hz input clock yields a 30 ns processor cycle (which is equivalent to 33 M Hz ). N ormally, instructions are executed in a single processor cycle. All device timing is relative to the internal instruction clock rate, which is indicated by the CLK OUT signal when enabled.
Because the ADSP-2185 includes an on-chip oscillator circuit, an external crystal may be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 3. C apacitor values are dependent on crystal type and should be specified by the crystal manufacturer. A parallel-resonant, fundamental frequency, microproces-sor-grade crystal should be used.
A clock output (CLKOUT) signal is generated by the processor at the processor's cycle rate. This can be enabled and disabled by the CLK ODIS bit in the SPORTO Autobuffer Control Register.


Figure 3. External Crystal Connections

## Reset

The $\overline{\text { RESET }}$ signal initiates a master reset of the AD SP-2185. The $\overline{\text { RESET }}$ signal must be asserted during the power-up sequence to assure proper initialization. $\overline{\text { RESET }}$ during initial power-up must be held long enough to allow the internal clock to stabilize. If RESET is activated any time after power-up, the clock continues to run and does not require stabilization time.
The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid $V_{D D}$ is applied to the processor, and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of 2000 CLK IN cycles ensures that the PLL has locked, but does not include the crystal oscillator start-up time. During this power-up sequence the $\overline{\text { RESET signal should be held low. On }}$ any subsequent resets, the RESET signal must meet the minimum pulse width specification, $t_{\text {RSP }}$.
The $\overline{\text { RESET }}$ input contains some hysteresis; however, if you use an RC circuit to generate your $\overline{\text { RESET }}$ signal, the use of an external Schmidt trigger is recommended.
The master reset sets all internal stack pointers to the empty stack condition, masks all interrupts and clears the M STAT register. When $\overline{\text { RESET }}$ is released, if there is no pending bus request and the chip is configured for booting, the boot-loading sequence is performed. The first instruction is fetched from on-chip program memory location $0 \times 0000$ once boot loading completes.

## MEMORY ARCHITECTURE

The ADSP-2185 provides a variety of memory and peripheral interface options. The key functional groups are Program M emory, D ata M emory, Byte M emory and I/O.
Program Memory is a 24-bit-wide space for storing both instruction opcodes and data. The ADSP-2185 has 16K words of Program M emory RAM on chip, and the capability of accessing up to two 8K external memory overlay spaces using the external data bus. Both an instruction opcode and a data value can be read from on-chip program memory in a single cycle.
Data Memory is a 16-bit-wide space used for the storage of data variables and for memory-mapped control registers. The AD SP-2185 has 16K words on D ata M emory RAM on chip, consisting of 16,352 user-accessible locations and 32 memorymapped registers. Support also exists for up to two 8K external memory overlay spaces through the external data bus.
Byte Memory (Full Memory Mode) provides access to an 8-bit wide memory space through the Byte D M A (BD M A) port. The Byte M emory interface provides access to 4 M Bytes of memory by utilizing eight data lines as additional address lines. This gives the BDM A Port an effective 22-bit address range. On power-up, the DSP can automatically load bootstrap code from byte memory.
I/O Space (Full Memory Mode) allows access to 2048 locations of 16 -bit-wide data. It is intended to be used to communicate with parallel peripheral devices such as data converters and external registers or latches.

## Program Memory

The AD SP-2185 contains a $16 \mathrm{~K} \times 24$ on-chip program RAM. The on-chip program memory is designed to allow up to two accesses each cycle so that all operations can complete in a single cycle. In addition, the AD SP-2185 allows the use of 8 K external memory overlays.
The program memory space organization is controlled by the M ode B pin and the PM OVLAY register. N ormally, the AD SP2185 is configured with $M$ ode $B=0$ and program memory organized as shown in Figure 4.


Figure 4. Program Memory (Mode $B=0$ )
There are 16 K words of memory accessible internally when the PM OVLAY register is set to 0 . When PM OVLAY is set to something other than 0, external accesses occur at addresses 0x2000 through 0x3FFF. The external address is generated as shown in Table II.

Table II.

| PMOVLAY | Memory | A13 | A12:0 |
| :--- | :--- | :--- | :--- |
| 0 | Internal | N ot Applicable | N ot Applicable |
| 1 | External | 0 | 13 LSB of Address <br> Between 0x2000 <br> and Ox3FFF |
| 2 | External <br> Overlay 2 | 1 | 13 LSBs of Address <br> Between 0x2000 <br> and 0x3FFF |

This organization provides for two external 8K overlay segments using only the normal 14 address bits. This allows for simple program overlays using one of the two external segments in place of the on-chip memory. Care must be taken in using this overlay space in that the processor core (i.e., the sequencer) does not take into account the PM OVLAY register value. For example, if a loop operation was occurring on one of the external overlays and the program changes to another external overlay or internal memory, an incorrect loop operation could occur. In addition, care must be taken in interrupt service routines as the overlay registers are not automatically saved and restored on the processor mode stack.
When M ode $B=1$, booting is disabled and overlay memory is disabled (PM OVLAY must be 0). Figure 5 shows the memory map in this configuration.

| PROGRAM MEMORY | ADDRESS |
| :---: | :---: |
| INTERNAL 8K <br> $(P M O V L A Y ~$ <br> MODE B = 1), $0 \times 3$ FFF <br> 8K EXTERNAL $0 \times 2000$ <br>  $0 \times 1 \mathrm{FFF}$ <br>  $0 \times 0000$ |  |

Figure 5. Program Memory (Mode $B=1$ )

## Data Memory

The ADSP-2185 has 16,352 16-bit words of internal data memory. In addition, the AD SP-2185 allows the use of 8 K external memory overlays. Figure 6 shows the organization of the data memory.


Figure 6. Data Memory

There are 16,352 words of memory accessible internally when the DM OVLAY register is set to 0 . When DM OVLAY is set to something other than 0 , external accesses occur at addresses $0 \times 0000$ through $0 \times 1$ FFF. T he external address is generated as shown in Table III.

## Table III.

| DMOVLAY | Memory | A13 | A12:0 |
| :--- | :--- | :--- | :--- |
| 0 | Internal | N ot Applicable | N ot Applicable |
| 13 | External | LSBs of Address |  |
| Overlay 1 | 0 | Between Ox2000 <br> and Ox3F FF <br> 13 L SBs of Address <br> Between 0x2000 <br> and Ox3F FF |  |
| 2 | External |  |  |
| Overlay 2 | 1 |  |  |

This organization allows for two external 8 K overlays using only the normal 14 address bits. All internal accesses complete in one cycle. Accesses to external memory are timed using the wait states specified by the DWAIT register.

## I/O Space (Full Memory Mode)

The AD SP-2185 supports an additional external memory space called I/O space. T his space is designed to support simple connections to peripherals or to bus interface A SIC data registers. I/O space supports 2048 locations. The lower eleven bits of the external address bus are used; the upper three bits are undefined. T wo instructions were added to the core AD SP-2100 F amily instruction set to read from and write to I/O memory space. The I/O space also has four dedicated 3-bit wait state registers, IOWAIT 0-3, which specify up to seven wait states to be automatically generated for each of four regions. The wait states act on address ranges as shown in T able IV.

Table IV.

| Address Range | Wait State Register |
| :--- | :--- |
| $0 \times 000-0 \times 1 \mathrm{FF}$ | IOWAIT 0 |
| $0 \times 200-0 \times 3 F F$ | IOWAIT 1 |
| $0 \times 400-0 \times 5 \mathrm{FF}$ | IOWAIT 2 |
| $0 \times 600-0 \times 7 \mathrm{FF}$ | IOWAIT 3 |

## Composite Memory Select ( $\overline{\mathbf{C M S}}$ )

The AD SP-2185 has a programmable memory select signal that is useful for generating memory select signals for memories mapped to more than one space. The $\overline{\mathrm{CMS}}$ signal is generated to have the same timing as each of the individual memory select signals ( $\overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}, \overline{\mathrm{BMS}}, \overline{\mathrm{IOMS}}$ ), but can combine their functionality.
When set, each bit in the CM SSEL register causes the $\overline{\text { CMS }}$ signal to be asserted when the selected memory select is asserted. F or example, to use a 32 K word memory to act as both program and data memory, set the $\overline{\text { PMS }}$ and $\overline{\mathrm{DMS}}$ bits in the CM SSEL register and use the $\overline{\text { CMS }}$ pin to drive the chip select of the memory and use either $\overline{\mathrm{DMS}}$ or $\overline{\text { PMS }}$ as the additional address bit.
The $\overline{\text { CMS }}$ pin functions as the other memory select signals, with the same timing and bus request logic. A 1 in the enable bit causes the assertion of the $\overline{\mathrm{CMS}}$ signal at the same time as the
selected memory select signal. All enable bits, except the BMS bit, default to 1 at reset,

## Byte Memory

The byte memory space is a bidirectional, 8-bit-wide, external memory space used to store programs and data. Byte memory is accessed using the BD M A feature. The byte memory space consists of 256 pages, each of which is $16 \mathrm{~K} \times 8$.
The byte memory space on the ADSP-2185 supports read and write operations as well as four different data formats. The byte memory uses data bits 15:8 for data. The byte memory uses data bits 23:16 and address bits 13:0 to create a 22-bit address. This allows up to a 4 meg $\times 8$ ( 32 megabit) ROM or RAM to be used without glue logic. All byte memory accesses are timed by the BM WAIT register.

## Byte Memory DMA (BDMA, Full Memory Mode)

The Byte memory D M A controller allows loading and storing of program instructions and data using the byte memory space. The BD M A circuit is able to access the byte memory space while the processor is operating normally and steals only one D SP cycle per 8-, 16- or 24-bit word transferred.
The BD M A circuit supports four different data formats, which are selected by the BT YPE register field. The appropriate number of 8 -bit accesses are done from the byte memory space to build the word size selected. T able V shows the data formats supported by the BD M A circuit.

Table V.

| BTYPE | Internal <br> Memory Space | Word Size | Alignment |
| :--- | :--- | :--- | :--- |
| 00 | Program M emory | 24 | Full W ord |
| 01 | D ata M emory | 16 | Full W ord |
| 10 | Data M emory | 8 | M SBs |
| 11 | D ata M emory | 8 | LSBs |

U nused bits in the 8-bit data memory formats are filled with 0 s. The BIAD register field is used to specify the starting address for the on-chip memory involved with the transfer. The 14-bit BEAD register specifies the starting address for the external byte memory space. The 8-bit BM PAGE register specifies the starting page for the external byte memory space. The BDIR register field selects the direction of the transfer. Finally the 14-bit BWCOUNT register specifies the number of DSP words to transfer and initiates the BD M A circuit transfers.
BD M A accesses can cross page boundaries during sequential addressing. A BD M A interrupt is generated on the completion of the number of transfers specified by the BWCOUNT register. The BWCOUNT register is updated after each transfer so it can be used to check the status of the transfers. When it reaches zero, the transfers have finished and a BD M A interrupt is generated. The BM PAGE and BEAD registers must not be accessed by the DSP during BD M A operations.
The source or destination of a BD M A transfer will always be on-chip program or data memory, regardless of the values of M ode B, PM OVLAY or DM OVLAY.
When the BWCOUNT register is written with a nonzero value, the BD M A circuit starts executing byte memory accesses with wait states set by BM WAIT. These accesses continue until the count reaches zero. When enough accesses have occurred to
create a destination word, it is transferred to or from on-chip memory. The transfer takes one D SP cycle. D SP accesses to external memory have priority over BDM A byte memory accesses.
The BD M A C ontext Reset bit (BCR) controls whether the processor is held off while the BDMA accesses are occurring. Setting the BCR bit to 0 allows the processor to continue operations. Setting the BCR bit to 1 causes the processor to stop execution while the BDM A accesses are occurring, to clear the context of the processor and to start execution at address 0 when the BD M A accesses have completed.

## Internal Memory DMA Port (IDMA Port; Host Memory Mode)

The IDM A Port provides an efficient means of communication between a host system and the ADSP-2185. The port is used to access the on-chip program memory and data memory of the D SP with only one DSP cycle per word overhead. The ID M A port cannot, however, be used to write to the DSP's memorymapped control registers.
The ID M A port has a 16-bit multiplexed address and data bus and supports 24-bit program memory. The ID M A port is completely asynchronous and can be written to while the ADSP2185 is operating at full speed.
The DSP memory address is latched and then automatically incremented after each ID M A transaction. An external device can therefore access a block of sequentially addressed memory by specifying only the starting address of the block. This increases throughput as the address does not have to be sent for each memory access.
ID M A Port access occurs in two phases. The first is the ID M A Address L atch cycle. When the acknowledge is asserted, a 14-bit address and 1-bit destination type can be driven onto the bus by an external device. The address specifies an on-chip memory location, the destination type specifies whether it is a DM or PM access. T he falling edge of the address latch signal latches this value into the ID M AA register.
Once the address is stored, data can then be either read from or written to the AD SP-2185's on-chip memory. Asserting the select line ( $\overline{\mathrm{IS}}$ ) and the appropriate read or write line ( $\overline{\text { IRD }}$ and $\overline{\text { IWR }}$ respectively) signals the AD SP-2185 that a particular transaction is required. In either case, there is a one-processorcycle delay for synchronization. T he memory access consumes one additional processor cycle.
Once an access has occurred, the latched address is automatically incremented and another access can occur.
Through the ID M AA register, the DSP can also specify the starting address and data format for DM A operation.

## Bootstrap Loading (Booting)

The ADSP-2185 has two mechanisms to allow automatic loading of the internal program memory after reset. The method for booting is controlled by the M ode $\mathrm{A}, \mathrm{B}$ and C configuration bits as shown in Table VI. T hese four states can be compressed into two-state bits by allowing an ID M A boot with M ode C $=1$. H owever, three bits are used to ensure future compatibility with parts containing internal program memory ROM .

## BDMA Booting

When the M ODE pins specify BDM A booting, the ADSP-2185 initiates a BD M A boot sequence when RESET is released.

Table VI. Boot Summary Table

| MODE C | MODE B | MODE A | Booting Method |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | BD M A feature is used to load <br> the first 32 program memory <br> words from the byte memory <br> space. Program execution is <br> held off until all 32 words <br> have been loaded. Chip is <br> configured in Full M emory <br> M ode. |
| 0 | 1 | 0 | No Automatic boot opera- <br> tions occur. Program execu- <br> tion starts at external memory <br> location 0. C hip is config- <br> ured in F ull M emory M ode. <br> BD M A can still be used but <br> the processor does not auto- <br> matically use or wait for these <br> operations. |
| 1 | 0 | 0 | BD M A feature is used to load <br> the first 32 program memory <br> words from the byte memory <br> space. Program execution is <br> held off until all 32 words <br> have been loaded. Chip is <br> configured in H ost M ode. <br> Additional interface hardware <br> is required. |
| 1 | 0 | 1 | ID M A feature is used to load <br> any internal memory as de- <br> sired. Program execution is <br> held off until internal pro- <br> gram memory location 0 is <br> written to. Chip is configured <br> in H ost M ode. |

The BD M A interface is set up during reset to the following defaults when BDM A booting is specified: the BDIR, BM PAGE, $B I A D$ and BEAD registers are set to 0 ; the BTYPE register is set to 0 to specify program memory 24 bit words; and the BWCOUNT register is set to 32 . This causes 32 words of onchip program memory to be loaded from byte memory. These 32 words are used to set up the BD M A to load in the remaining program code. T he BCR bit is also set to 1 , which causes program execution to be held off until all 32 words are loaded into on-chip program memory. Execution then begins at address 0 .
The ADSP-2100 Family development software (Revision 5.02 and later) fully supports the BD M A booting feature and can generate byte memory space compatible boot code.
The IDLE instruction can also be used to allow the processor to hold off execution while booting continues through the BDMA interface. For BD M A accesses while in H ost M ode, the addresses to boot memory must be constructed externally to the AD SP-2185. The only memory address bit provided by the processor is A0.

## IDMA Port Booting

The AD SP-2185 can also boot programs through its Internal D M A port. If $M$ ode $C=1, M$ ode $B=0$ and $M$ ode $A=1$, the A D SP-2185 boots from the ID M A port. ID M A feature can load as much on-chip memory as desired. Program execution is held off until on-chip program memory location 0 is written to.
The AD SP-2100 Family development software (Revision 5.02 and later) can generate ID M A compatible boot code.

## Bus Request \& Bus Grant

The AD SP-2185 can relinquish control of the data and address buses to an external device. When the external device requires access to memory, it asserts the bus request (BR) signal. If the ADSP-2185 is not performing an external memory access, it responds to the active $B R$ input in the following processor cycle by:

- Three-stating the data and address buses and the $\overline{\text { PMS }}, \overline{\mathrm{DMS}}$, $\overline{\mathrm{BMS}}, \overline{\mathrm{CMS}}, \overline{\mathrm{IOMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ output drivers,
- Asserting the bus grant $(\overline{\mathrm{BG}})$ signal and
- Halting program execution.

If G o M ode is enabled, the AD SP-2185 will not halt program execution until it encounters an instruction that requires an external memory access.
If the ADSP-2185 is performing an external memory access when the external device asserts the $\overline{\mathrm{BR}}$ signal, then it will not three-state the memory interfaces or assert the $\overline{\mathrm{BG}}$ signal until the processor cycle after the access completes. The instruction does not need to be completed when the bus is granted. If a single instruction requires two external memory accesses, the bus will be granted between the two accesses.
When the $\overline{\mathrm{BR}}$ signal is released, the processor releases the $\overline{\mathrm{BG}}$ signal, reenables the output drivers and continues program execution from the point where it stopped.
The bus request feature operates at all times, including when the processor is booting and when RESET is active.
The $\overline{B G H}$ pin is asserted when the AD SP-2185 is ready to execute an instruction but is stopped because the external bus is already granted to another device. The other device can release the bus by deasserting bus request. O nce the bus is released, the AD SP-2185 deasserts $\overline{\mathrm{BG}}$ and $\overline{\mathrm{BGH}}$ and executes the external memory access.

## Flag I/O Pins

The AD SP-2185 has eight general purpose programmable input/ output flag pins. They are controlled by two memory mapped registers. The PFTYPE register determines the direction, 1 = output and $0=$ input. The PFDAT A register is used to read and write the values on the pins. Data being read from a pin configured as an input is synchronized to the ADSP-2185's clock. Bits that are programmed as outputs will read the value being output. The PF pins default to input during reset.
In addition to the programmable flags, the AD SP-2185 has five fixed-mode flags, FLAG_IN, FLAG_OUT, FLO, FLI and FL2. FL0-FL2 are dedicated output flags. FLAG_IN and FLAG_OUT are available as an alternate configuration of SPORT1.
N ote: Pins PF 0, PF 1 and PF2 are also used for device configuration during reset.

## BIASED ROUNDING

A mode is available on the ADSP-2185 to allow biased rounding in addition to the normal unbiased rounding. When the BIASRND bit is set to 0 , the normal unbiased rounding operations occur. When the BIASRND bit is set to 1 , biased rounding occurs instead of the normal unbiased rounding. W hen operating in biased rounding mode all rounding operations with M R0 set to 0x8000 will round up, rather than only rounding up odd M R1 values.
F or example:
Table VII.

| MR Value <br> Before RND | Biased <br> RND Result | Unbiased <br> RND Result |
| :--- | :--- | :--- |
| $00-0000-8000$ | $00-0001-8000$ | $00-0000-8000$ |
| $00-0001-8000$ | $00-0002-8000$ | $00-0002-8000$ |
| $00-0000-8001$ | $00-0001-8001$ | $00-0001-8001$ |
| $00-0001-8001$ | $00-0002-8001$ | $00-0002-8001$ |
| $00-0000-7 F F F$ | $00-0000-7 F F F$ | $00-0000-7 F F F$ |
| $00-0001-7 F F F$ | $00-0001-7 F F F$ | $00-0001-7 F F F$ |

This mode only has an effect when the M RO register contains 0x8000; all other rounding operations work normally. This mode allows more efficient implementation of bit-specified algorithms that use biased rounding, for example the G SM speech compression routines. U nbiased rounding is preferred for most algorithms.
N ote: BIASRND bit is Bit 12 of the SPORTO Autobuffer Control register.

## Instruction Set Description

The AD SP-2185 assembly language instruction set has an algebraic syntax that was designed for ease of coding and readability. T he assembly language, which takes full advantage of the processor's unique architecture, offers the following benefits:

- The algebraic syntax eliminates the need to remember cryptic assembler mnemonics. For example, a typical arithmetic add instruction, such as AR $=A X 0+A Y 0$, resembles a simple equation.
- Every instruction assembles into a single, 24-bit word that can execute in a single instruction cycle.
- The syntax is a superset AD SP-2100 F amily assembly language and is completely source and object code compatible with other family members. Programs may need to be relocated to use on-chip memory and conform to the ADSP2185's interrupt vector and reset vector map.
- Sixteen condition codes are available. For conditional jump, call, return or arithmetic instructions, the condition can be checked and the operation executed in the same instruction cycle.
- M ultifunction instructions allow parallel execution of an arithmetic instruction with up to two fetches or one write to processor memory space during a single instruction cycle.


## I/O Space Instructions

The instructions used to access the AD SP-2185's I/O memory space are as follows:
Syntax: 10 (addr) = dreg

$$
\text { dreg = } 10 \text { (addr); }
$$

where addr is an address value between 0 and 2047 and dreg is any of the 16 data registers.
Examples: $\mathrm{IO}(23)=\mathrm{ARO}$;

$$
A R 1=I O(17)
$$

Description: The I/O space read and write instructions move data between the data registers and the I/O memory space.

## DESIGNING AN EZ-ICE ${ }^{\circledR}$ *-COMPATIBLE SYSTEM

The ADSP-2185 has on-chip emulation support and an ICE-Port ${ }^{\text {TM } *}$, a special set of pins that interface to the EZ-ICE ${ }^{\circledR}$. . These features allow in-circuit emulation without replacing the target system processor by using only a 14-pin connection from the target system to the EZ-ICE ${ }^{\circledR *}$. T arget systems must have a 14-pin connector to accept the EZ-ICE ${ }^{\circledR *}$ 's in-circuit probe, a 14-pin plug. See the A DSP-2100 F amily EZ-T ools data sheet for complete information on ICE products.
The ICE-Port ${ }^{\text {™ }}$ * interface consists of the following AD SP-2185 pins:
$\overline{\mathrm{EBR}}$
EBG
ERESET
EMS
EINT
ECLK
ELIN
ELOUT
EE
These ADSP-2185 pins must be connected only to the EZ-ICE ${ }^{\circledR *}$ connector in the target system. These pins have no function except during emulation, and do not require pull-up or pull-down resistors. T he traces for these signals between the AD SP-2185 and the connector must be kept as short as possible, no longer than three inches.
The following pins are also used by the EZ-ICE ${ }^{\circledR *}$ :
$\overline{\mathrm{BR}}$
$\overline{\mathrm{BG}}$
RESET
GND
The EZ-ICE ${ }^{\circledR *}$ uses the EE (emulator enable) signal to take control of the AD SP-2185 in the target system. This causes the processor to use its $\overline{\text { ERESET, }} \overline{\text { EBR }}$ and $\overline{\text { EBG }}$ pins instead of the $\overline{\mathrm{RESET}}, \overline{\mathrm{BR}}$ and $\overline{\mathrm{BG}}$ pins. The $\overline{\mathrm{BG}}$ output is three-stated. These signals do not need to be jumper-isolated in your system.
The EZ-ICE ${ }^{\circledR *}$ connects to your target system via a ribbon cable and a 14-pin female plug. The female plug is plugged onto the 14-pin connector (a pin strip header) on the target board.

## ADSP-2185

## Target Board Connector for EZ-ICE ${ }^{\text {® }}$ Probe

The EZ-ICE ${ }^{\circledR *}$ connector (a standard pin strip header) is shown in Figure 7. Y ou must add this connector to your target board design if you intend to use the EZ-ICE ${ }^{\circledR *}$. Be sure to allow enough room in your system to fit the EZ-ICE ${ }^{\circledR *}$ probe onto the 14-pin connector.


Figure 7. Target Board Connector for EZ-ICE ${ }^{\circledR *}$
The 14-pin, 2-row pin strip header is keyed at the Pin 7 loca-tion-you must remove Pin 7 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be $0.1 \times 0.1$ inches. The pin strip header must have at least 0.15 inch clearance on all sides to accept the EZ-ICE ${ }^{\circledR} *$ probe plug. Pin strip headers are available from vendors such as 3M , M cK enzie and Samtec.

## Target Memory Interface

For your target system to be compatible with the EZ-ICE ${ }^{\circledR *}$ emulator, it must comply with the memory interface guidelines listed below.

## PM, DM, BM, IOM and CM

D esign your Program M emory (PM ), D ata M emory (D M ), Byte M emory (BM ), I/O M emory (IOM) and Composite M emory (CM ) external interfaces to comply with worst case device timing requirements and switching characteristics as specified in this DSP's data sheet. The performance of the EZ-ICE ${ }^{\circledR *}$ may approach published worst case specification for some memory access timing requirements and switching characteristics.

N ote: If your target does not meet the worst case chip specification for memory access parameters, you may not be able to emulate your circuitry at the desired CLK IN frequency. D epending on the severity of the specification violation, you may have trouble manufacturing your system as DSP components statistically vary in switching characteristic and timing requirements within published limits.
Restriction: All memory strobe signals on the AD SP-2185 ( $\overline{\mathrm{RD}}$, $\overline{\mathrm{WR}}, \overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}, \overline{\mathrm{BMS}}, \overline{\mathrm{CMS}}$ and $\overline{\mathrm{IOMS}}$ ) used in your target system must have $10 \mathrm{k} \Omega$ pull-up resistors connected when the EZ-ICE ${ }^{\circledR *}$ is being used. The pull-up resistors are necessary because there are no internal pull-ups to guarantee their state during prolonged three-state conditions resulting from typical EZ-ICE ${ }^{\circledR} *$ debugging sessions. These resistors may be removed at your option when the EZ-ICE ${ }^{\circledR} *$ is not being used.

## Target System Interface Signals

When the EZ-ICE ${ }^{\circledR}$ * board is installed, the performance on some system signals change. D esign your system to be compatible with the following system interface signal changes introduced by the EZ-ICE ${ }^{\circledR} *$ board:

- EZ-ICE ${ }^{\circledR *}$ emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the $\overline{\operatorname{RESET}}$ signal.
- EZ-ICE ${ }^{\circledR *}$ emulation introduces an 8 ns propagation delay between your target circuitry and the DSP on the $\overline{\mathrm{BR}}$ signal.
- EZ-ICE ${ }^{\circledR}$ * emulation ignores $\overline{\text { RESET }}$ and $\overline{\mathrm{BR}}$ when singlestepping.
- EZ-ICE ${ }^{\circledR}$ emulation ignores $\overline{\text { RESET }}$ and $\overline{\mathrm{BR}}$ when in Emulator Space (D SP halted).
- EZ-ICE ${ }^{\circledR}$ * emulation ignores the state of target $\overline{\mathrm{BR}}$ in certain modes. As a result, the target system may take control of the D SP's external memory bus only if bus grant ( $\overline{\mathrm{BG}})$ is asserted by the EZ-ICE ${ }^{\circledR *}$ board's DSP.


## RECOMMENDED OPERATING CONDITIONS

| Parameter | Min | Max Grade | B Grade |  |
| :--- | :--- | :--- | :--- | :--- |
| $V_{D D}$ | 4.5 | 5.5 | Min | Max |

## ELECTRICAL CHARACTERISTICS

| Parameter |  | Test Conditions | MinK/B Grades <br> Typ | Max |
| :--- | :--- | :--- | :--- | :--- |

## NOTES

${ }^{1}$ Bidirectional pins: D0-D 23, RFS0, RFS1, SCLK 0, SCLK 1, TFS0, TFS1, A1-A13, PF0-PF 7.
${ }^{2}$ Input only pins: $\overline{\mathrm{RESET}}, \overline{\mathrm{BR}}, \mathrm{DR0}, \mathrm{DR1}, \overline{\mathrm{PWD}}$.
${ }^{3}$ Input only pins: CLKIN, $\overline{\text { RESET }}, \overline{\mathrm{BR}}, \mathrm{DRO}, \mathrm{DR} 1, \overline{\mathrm{PWD}}$.
${ }^{4}$ Output pins: $\overline{\mathrm{BG}}, \overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}, \overline{\mathrm{BMS}}, \overline{\mathrm{IOMS}}, \overline{\mathrm{CMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{PWDACK}, \mathrm{A} 0, \mathrm{DT} 0, \mathrm{DT} 1, \mathrm{CLKOUT}, \mathrm{FL} 2-0, \overline{\mathrm{BGH}}$.
${ }^{5}$ Although specified for TTL outputs, all ADSP- 2185 outputs are CM OS-compatible and will drive to $V_{D D}$ and GND, assuming no dc loads.
${ }^{6}$ Guaranteed but not tested.
${ }^{7}$ T hree-statable pins: A0-A13, D 0-D 23, $\overline{\text { PMS }}, \overline{\mathrm{DMS}}, \overline{\mathrm{BMS}}, \overline{\mathrm{IOMS}}, \overline{\mathrm{CMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \mathrm{DT} 0, \mathrm{DT} 1, \mathrm{SCLK} 0$, SCLK 1, TFS0, TFS1, RFS0, RSF $1, ~ P F 0-P F 7$.
${ }^{8} 0 \mathrm{~V}$ on $\overline{\mathrm{BR}}, \mathrm{CLKIN}$ Inactive.
${ }^{9}$ Idle refers to AD SP-2185 state of operation during execution of IDLE instruction. D easserted pins are driven to either $\mathrm{V}_{\mathrm{DD}}$ or GND.
${ }^{10}$ ID D measurement taken with all instructions executing from internal memory. $50 \%$ of the instructions are multifunction (types $1,4,5,12,13,14$ ), $30 \%$ are type 2 and type 6 , and $20 \%$ are idle instructions.
${ }^{11} \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ and 3 V . For typical figures for supply currents, refer to Power Dissipation section.
${ }^{12}$ Applies to TQFP package type.
${ }^{13}$ O utput pin capacitance is the capacitive load for any three-stated output pin.
Specifications subject to change without notice.

## ADSP-2185

## ABSOLUTE MAXIMUM RATINGS*

| Sup | V |
| :---: | :---: |
| Input Voltage | 3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Output Voltage Swing | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| O perating T emperature Range (Ambient) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage T emperature R ange | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| L ead T emperature ( 5 sec ) T Q F P | $+280^{\circ} \mathrm{C}$ |
| * Stresses above those listed under Absolute M aximum nent damage to the device. T hese are stress ratings the device at these or any other conditions abovethos sections of this specification is not implied. Exposure conditions for extended periods may affect device reta | m Ratings may cause permaonly; functional operation of seindicated in the operational eto absolute maximum rating reliability. |

## ESD SENSITIVITY

The ADSP-2185 is an ESD (electrostatic discharge) sensitive device. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur to devices subjected to high energy electrostatic discharges.
The ADSP-2185 features proprietary ESD protection circuitry to dissipate high energy discharges (Human Body M odel) per method 3015 of MIL-STD-883. Proper ESD precautions are recom- mended to avoid performance degradation or loss of functionality. U nused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination before devices are removed.

## ADSP-2185 TIMING PARAMETERS

## GENERAL NOTES

U se the exact timing information given. D o not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. C onsequently, you cannot meaningfully add up parameters to derive longer times.

## TIMING NOTES

Switching characteristics specify how the processor changes its signals. Y ou have no control over this timing-circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. Y ou can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. T iming requirements guarantee that the processor operates correctly with other devices.

## MEMORY TIMING SPECIFICATIONS

The table below shows common memory device specifications and the corresponding ADSP-2185 timing parameters, for your convenience.

| Memory <br> Device <br> Specification | ADSP-2185 <br> Timing <br> Parameter | Timing Parameter Definition |
| :---: | :---: | :---: |
| Address Setup to W rite Start | $\mathrm{t}_{\text {ASW }}$ | A0-A13, $\overline{x M S}$ Setup before $\overline{\mathrm{WR}} \mathrm{L}$ ow |
| Address Setup to Write End | $\mathrm{t}_{\text {AW }}$ | A0-A13, $\overline{x M S}$ Setup before $\overline{\mathrm{WR}} \mathrm{D}$ easserted |
| Address H old T ime | $t_{\text {WRA }}$ | A0-A13, $\overline{\mathrm{xMS}}$ H old before WR Low |
| D ata Setup T ime | $t_{\text {b }}$ | D ata Setup before $\overline{\mathrm{WR}}$ High |
| D ata H old Time | $\mathrm{t}_{\mathrm{DH}}$ | D ata H old after $\overline{\mathrm{WR}} \mathrm{H}$ igh |
| $\overline{\mathrm{OE}}$ to D ata Valid | $\mathrm{t}_{\text {RDD }}$ | $\overline{\mathrm{RD}}$ L ow to D ata Valid |
| Address Access T ime | $t_{\text {AA }}$ | A $0-\mathrm{A} 13, \overline{\mathrm{xMS}}$ to D ata Valid |

$\overline{\mathrm{xMS}}=\overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}, \overline{\mathrm{BMS}}, \overline{\mathrm{CMS}}, \overline{\mathrm{IOMS}}$.

## FREQUENCY DEPENDENCY FOR TIMING SPECIFICATIONS

$\mathrm{t}_{\mathrm{CK}}$ is defined as $0.5 \mathrm{t}_{\mathrm{CKI}}$. The AD SP-2185 uses an input clock with a frequency equal to half the instruction rate: a 16.67 M Hz input clock (which is equivalent to 60 ns ) yields a 30 ns processor cycle (equivalent to 33 M Hz ). $\mathrm{t}_{c k}$ values within the range of $0.5 t_{\text {CKI }}$ period should be substituted for all relevant timing parameters to obtain the specification value.

Example: $\mathrm{t}_{\mathrm{CKH}}=0.5 \mathrm{t}_{\mathrm{CK}}-7 \mathrm{~ns}=0.5(30 \mathrm{~ns})-7 \mathrm{~ns}=8 \mathrm{~ns}$

## ENVIRONMENTAL CONDITIONS

Ambient T emperature Rating:

```
\(T_{A M B}=T_{C A S E}-\left(P D \times \theta_{C A}\right)\)
\(\mathrm{T}_{\text {CASE }}=\) C ase T emperature in \({ }^{\circ} \mathrm{C}\)
PD = Power Dissipation in W
\(\theta_{C A}=\) Thermal Resistance (C ase-to-A mbient)
\(\theta_{\mathrm{JA}}=\) Thermal Resistance (Junction-to-A mbient)
\(\theta_{\mathrm{JC}}=\) Thermal Resistance (Junction-to-C ase)
```

| Package | $\boldsymbol{\theta}_{\text {JA }}$ | $\boldsymbol{\theta}_{\text {JC }}$ | $\boldsymbol{\theta}_{\mathbf{C A}}$ |
| :--- | :--- | :--- | :--- |
| TQFP | $50^{\circ} \mathrm{C} / \mathrm{W}$ | $2^{\circ} \mathrm{C} / \mathrm{W}$ | $48^{\circ} \mathrm{C} / \mathrm{W}$ |

## POWER DISSIPATION

T o determine total power dissipation in a specific application, the following equation should be applied for each output:

$$
C \times V_{D D}{ }^{2} \times f
$$

$C=$ load capacitance, $f=$ output switching frequency.

## Example:

In an application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:
A ssumptions:

- External data memory is accessed every cycle with $50 \%$ of the address pins switching.
- External data memory writes occur every other cycle with $50 \%$ of the data pins switching.
- E ach address and data pin has a 10 pF total load at the pin.
- The application operates at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ and $\mathrm{t}_{\mathrm{CK}}=30 \mathrm{~ns}$.

$$
\text { Total Power D issipation }=P_{I N T}+\left(C \times V_{D D}{ }^{2} \times f\right)
$$

$\mathrm{P}_{\text {INT }}=$ internal power dissipation from Power vs. Frequency graph (Figure 8).
( $\mathrm{C} \times \mathrm{V}_{D D}{ }^{2} \times \mathrm{f}$ ) is calculated for each output:

|  | \# of <br> Pins | $\times \mathbf{C}$ | $\times \mathbf{V}_{\text {DD }}{ }^{2}$ | $\times \mathbf{f}$ |
| :--- | :--- | :--- | :--- | :--- |
| Address, $\overline{\mathrm{DMS}}$ | 8 | $\times 10 \mathrm{pF}$ | $\times 5^{2} \mathrm{~V}$ | $\times 33.3 \mathrm{M} \mathrm{Hz}=66.6 \mathrm{~mW}$ |
| D ata Output, $\overline{\mathrm{WR}}$ | 9 | $\times 10 \mathrm{pF}$ | $\times 5^{2} \mathrm{~V}$ | $\times 16.67 \mathrm{M} \mathrm{Hz}=37.5 \mathrm{~mW}$ |
| $\overline{\mathrm{RD}}$ | 1 | $\times 10 \mathrm{pF}$ | $\times 5^{2} \mathrm{~V}$ | $\times 16.67 \mathrm{M} \mathrm{Hz}=4.2 \mathrm{~mW}$ |
| CLK OUT | 1 | $\times 10 \mathrm{pF}$ | $\times 5^{2} \mathrm{~V}$ | $\times 33.3 \mathrm{M} \mathrm{Hz}=$8.3 mW <br> 116.6 mW |

T otal power dissipation for this example is $\mathrm{P}_{\mathrm{INT}}+116.6 \mathrm{~mW}$.


POWER, IDLE $\boldsymbol{n}$ MODES ${ }^{3}$


VALID FOR ALL TEMPERATURE GRADES.
${ }^{1}$ POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.
${ }^{2}$ IDLE REFERS TO ADSP-2185 STATE OF OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER VDD OR GND.
${ }^{3}$ TYPICAL POWER DISSIPATION AT $5.0 \mathrm{~V} \mathrm{~V}_{\text {DD }}$ AND $25^{\circ} \mathrm{C}$ EXCEPT WHERE SPECIFIED. ${ }^{4}{ }^{4}$ DD MEASUREMENT TAKEN WITH ALL INSTRUCTIONS EXECUTING FROM INTERNAL MEMORY. 50\% OF THE INSTRUCTIONS ARE MULTIFUNCTION (TYPES 1, 4, 5, 12, 13, 14), $30 \%$ ARE TYPE 2 AND TYPE 6, AND 20\% ARE IDLE INSTRUCTIONS.

Figure 8. Power vs. Frequency

## CAPACITIVE LOADING

Figures 9 and 10 show the capacitive loading characteristics of the AD SP-2185.


Figure 9. Typical Output Rise Time vs. Load Capacitance, $C_{L}$ (at Maximum Ambient Operating Temperature)


Figure 10. Typical Output Valid Delay or Hold vs. Load Capacitance, $C_{L}$ (at Maximum Ambient Operating Temperature)

## TEST CONDITIONS

## Output Disable Time

Output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. The output disable time ( $t_{\text {DIS }}$ ) is the difference of $t_{\text {MEASURED }}$ and $t_{\text {DECAY }}$, as shown in the Output Enable/D isable diagram. The time is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage. The decay time, $t_{\text {DECAY }}$, is dependent on the capacitive load, $C_{L}$, and the current load, $i_{L}$, on the output pin. It can be approximated by the following equation:

$$
t_{D E C A Y}=\frac{C_{L} \times 0.5 \mathrm{~V}}{i_{L}}
$$

from which

$$
\mathrm{t}_{\text {DIS }}=\mathrm{t}_{\text {MEASURED }}-\mathrm{t}_{\text {DECAY }}
$$

is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving.


Figure 11. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

## Output Enable Time

O utput pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time ( $\mathrm{t}_{\text {ENA }}$ ) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the $O$ utput E nable/D isable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.
 THIS VOLTAGE LEVEL TO BE APPROXIMATELY 1.5 V .

Figure 12. Output Enable/Disable


Figure 13. Equivalent Device Loading for AC Measurements (Including All Fixtures)

## TIMING PARAMETERS

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| Clock Signals and Reset |  |  |  |
| Timing Requirements: |  |  |  |
| $\mathrm{t}_{\text {CKI }}$ CLKIN Period | 60 | 150 | ns |
| $\mathrm{t}_{\text {cKIL }}$ CLKIN Width Low | 20 |  | ns |
| $\mathrm{t}_{\text {CIIH }}$ CLKIN Width High | 20 |  | ns |
| Switching C haracteristics: |  |  |  |
| $\mathrm{t}_{\mathrm{CKL}}$ CLKOUT Width Low | $0.5 \mathrm{t}_{\mathrm{ck}}-7$ |  | ns |
| $\mathrm{t}_{\text {cKh }}$ CLKOUT Width High | $0.5 \mathrm{t}_{\mathrm{ck}}-7$ |  | ns |
| $\mathrm{t}_{\text {ckон }}$ CLKIN High to CLKOUT High | 0 | 20 | ns |
| Control Signals |  |  |  |
| Timing Requirements: |  |  |  |
| $t_{\text {RSP }} \quad$ RESET Width Low ${ }^{1}$ | $5 \mathrm{t}_{\mathrm{ck}}$ |  | ns |
| $\mathrm{t}_{\text {M }} \quad \mathrm{M}$ ode Setup B efore $\overline{\text { RESET }}$ High | 2 |  | ns |
| $\mathrm{t}_{\text {M }} \quad \mathrm{M}$ ode Setup After RESET High | 5 |  | ns |

## NOTE

${ }^{1}$ Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal oscillator start-up time).

$\operatorname{PF}(2: 0)^{*}$

RESET

*PF2 IS MODE C, PF1 IS MODE B, PFO IS MODE A

Figure 14. Clock Signals

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| Interrupts and Flag |  |  |  |
| $\begin{aligned} & \text { Timing R equirements: } \\ & \begin{array}{l} \mathrm{t}_{\text {IFS }} \\ \mathrm{t}_{\mathrm{IFH}} \end{array} \overline{\overline{I R Q x}, ~ F I, ~ o r ~ P F x ~ S e t u p ~ b e f o r e ~ C L K ~ O U T ~ L o w ~}{ }^{1,2,3,4} \\ & \overline{\mathrm{IRQx}}, \mathrm{FI} \text {, or PFx H old after CLK OUT H igh } \end{aligned}$ | $\begin{aligned} & 0.25 \mathrm{t}_{\mathrm{ck}}+15 \\ & 0.25 \mathrm{t}_{\mathrm{CK}} \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Switching Characteristics:  <br> $t_{\text {FOH }}$ Flag Output H old after CLK OUT L ow <br> $\mathrm{t}_{\text {FOD }}$ Flag Output D elay from CLKOUT L ow | $0.5 \mathrm{t}_{\mathrm{CK}}-7$ | $0.25 \mathrm{t}_{\mathrm{CK}}+5$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

NOTES
${ }^{1}{ }^{1} \mathrm{~F} \overline{\mathrm{IRQx}}$ and FI inputs meet $\mathrm{t}_{\mathrm{IFs}}$ and $\mathrm{t}_{\text {FFH }}$ setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on the following cycle. (Refer to "Interrupt C ontroller Operation" in the Program C ontrol chapter of the ADSP-2100 Family U ser's M anual for further information on interrupt servicing.)
${ }^{2}$ Edge-sensitive interrupts require pulse widths greater than 10 ns ; level-sensitive interrupts must be held low until serviced.
${ }^{3} \overline{\mathrm{IRQx}}=\overline{\mathrm{IRQ}}, \overline{\mathrm{IRQ1}}, \overline{\mathrm{IRQ}}, \overline{\mathrm{IRQL}}, \overline{\mathrm{IRQL1}}, \overline{\mathrm{IRQE}}$.
${ }^{4}$ PFx $=$ PF 0, PF 1, PF 2, PF 3, PF 4, PF5, PF 6, PF 7.
${ }^{5}$ Flag outputs $=$ PFx, FLO, FL1, FL2, Flag_out ${ }^{4}$.


Figure 15. Interrupts and Flags

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| Bus Request/Grant |  |  |  |
| Timing Requirements: |  |  |  |
| $\mathrm{t}_{\mathrm{BH}} \quad \overline{\mathrm{BR}}$ H old after CLK OUT High ${ }^{1}$ | $0.25 \mathrm{t}_{\mathrm{CK}}+2$ |  | ns |
| $\mathrm{t}_{\mathrm{BS}} \quad \overline{\mathrm{BR}}$ Setup before CLKOUT Low ${ }^{1}$ | $0.25 \mathrm{t}_{\mathrm{CK}}+17$ |  | ns |
| Switching Characteristics: |  |  |  |
| $\mathrm{t}_{\text {SD }} \quad$ CLKOUT High to $\overline{\mathrm{xMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ D isable |  | $0.25 \mathrm{t}_{\mathrm{CK}}+10$ | ns |
| $\mathrm{t}_{\text {SDB }} \quad \overline{\mathrm{xMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ D isable to $\overline{\mathrm{BG}} \mathrm{Low}$ | 0 |  | ns |
| $\mathrm{t}_{5 \mathrm{E}} \quad \overline{\mathrm{BG}} \mathrm{H}$ igh to $\overline{\mathrm{xMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ E nable | 0 |  | ns |
| $\mathrm{t}_{\text {SEC }} \quad \overline{\mathrm{xMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ E nable to CLKOUT Hig | $0.25 \mathrm{t}_{\text {CK }}-7$ |  | ns |
| $\mathrm{t}_{\text {SDBH }} \quad \overline{\mathrm{XMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ D isable to $\overline{\mathrm{BGH}} \mathrm{Low}^{2}$ | 0 |  | ns |
| $\mathrm{t}_{\text {SEH }} \quad \overline{\mathrm{BGH}} \mathrm{H}$ igh to $\overline{\mathrm{xMS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}} \mathrm{Enable}^{2}$ | 0 |  | ns |

NOTES
$\overline{\mathrm{xMS}}=\overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}, \overline{\mathrm{CMS}}, \overline{\mathrm{IOMS}}, \overline{\mathrm{BMS}}$
${ }^{1} \overline{\mathrm{BR}}$ is an asynchronous signal. If $\overline{\mathrm{BR}}$ meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on
the following cycle. Refer to the A D SP-2100 F amily U ser's M anual for $\overline{\mathrm{BR}} / \overline{\mathrm{BG}}$ cycle relationships.
${ }^{2} \overline{\mathrm{BGH}}$ is asserted when the bus is granted and the processor requires control of the bus to continue.


Figure 16. Bus Request-Bus Grant

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| Memory Read |  |  |  |
| Timing R equirements: |  |  |  |
| $\mathrm{t}_{\text {RDD }} \quad \overline{\mathrm{RD}}$ Low to D ata Valid |  | $0.5 t_{C K}-9+w$ | ns |
| $t_{A A} \quad A 0-A 13, \overline{x M S}$ to Data Valid |  | $0.75 \mathrm{t}_{\mathrm{CK}}-10.5+\mathrm{w}$ | ns |
| $\mathrm{t}_{\mathrm{RDH}} \quad$ Data H old from $\overline{\mathrm{RD}} \mathrm{H}$ igh | 0 |  | ns |
| Switching C haracteristics: |  |  |  |
| $\mathrm{t}_{\text {RP }} \quad \overline{\mathrm{RD}}$ Pulse Width $\overline{ }$ | $0.5 t_{c k}-5+w$ |  | ns |
| $\mathrm{t}_{\text {CRD }} \quad$ CLKOUT High to $\overline{\mathrm{RD}}$ Low | $0.25 \mathrm{t}_{C K}-5$ | $0.25 \mathrm{t}_{\mathrm{CK}}+7$ | ns |
| $\mathrm{t}_{\text {ASR }} \quad \mathrm{A} 0-\mathrm{Al3}$, $\overline{\mathrm{xMS}}$ Setup before $\overline{\mathrm{RD}} \mathrm{L}$ ow | $0.25 \mathrm{t}_{\text {CK }}-6$ |  | ns |
| $t_{\text {RDA }} \quad ~ \quad \mathrm{A0}-\mathrm{A13}, \mathrm{\overline{xMS}} \mathrm{H}$ old after $\overline{\mathrm{RD}}$ D easserted | $0.25 \mathrm{t}_{\mathrm{Ck}}-3$ |  | ns |
| $\mathrm{t}_{\text {RWR }} \quad \overline{\mathrm{RD}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}} \mathrm{Low}$ | $0.5 \mathrm{t}_{\mathrm{CK}}-5$ |  | ns |

$w=$ wait states $\times \mathrm{t}_{\mathrm{Ck}}$
$\overline{\mathrm{xMS}}=\overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}, \overline{\mathrm{CMS}}, \overline{\mathrm{IOMS}}, \overline{\mathrm{BMS}}$


Figure 17. Memory Read

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| Memory Write |  |  |  |
| Switching Characteristics: |  |  |  |
| $\mathrm{t}_{\text {DW }} \quad$ D ata Setup before $\overline{\mathrm{WR}} \mathrm{H}$ igh | $0.5 t_{\text {CK }}-7+w$ |  | ns |
| $\mathrm{t}_{\mathrm{DH}} \quad$ D ata H old after $\overline{\mathrm{WR}}$ High | $0.25 \mathrm{t}_{\mathrm{CK}}-2$ |  | ns |
| $t_{w p} \quad \overline{W R}$ Pulse Width | $0.5 \mathrm{t}_{\mathrm{CK}}-5+\mathrm{w}$ |  | ns |
| $\mathrm{t}_{\text {WDE }} \quad \overline{\mathrm{WR}}$ Low to D ata E nabled | 0 |  | ns |
| $t_{\text {ASW }} \quad \mathrm{A0}-\mathrm{Al3}, \overline{\mathrm{xMS}}$ Setup before $\overline{\mathrm{WR}} \mathrm{L}$ ow | $0.25 t_{\text {ck }}-6$ |  | ns |
| $\mathrm{t}_{\mathrm{DDR}} \quad$ D ata D isable before $\overline{\mathrm{WR}}$ or $\overline{\mathrm{RD}} \mathrm{L}$ ow | $0.25 \mathrm{t}_{\text {ck }}-7$ |  | ns |
| $\mathrm{t}_{\text {CWR }} \quad$ CLKOUT High to $\overline{\mathrm{WR}}$ Low | $0.25 t_{\text {ck }}-5$ | $0.25 \mathrm{t}_{\mathrm{CK}}+7$ | ns |
| $\mathrm{t}_{\mathrm{AW}} \quad \mathrm{A0}-\mathrm{Al3}, \overline{\mathrm{xMS}}$, Setup before $\overline{\mathrm{WR}}$ D easserted | $0.75 t_{\text {ck }}-9+w$ |  | ns |
| $\mathrm{t}_{\text {WRA }} \quad \mathrm{A0}-\mathrm{A} 13, \overline{\mathrm{xMS}} \mathrm{H}$ old after $\overline{\mathrm{WR}}$ D easserted | $0.25 \mathrm{t}_{\mathrm{Ck}}-3$ |  | ns |
| $\mathrm{t}_{\text {WWR }} \quad \overline{\mathrm{WR}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low | $0.5 \mathrm{t}_{\mathrm{CK}}-5$ |  | ns |

$\mathrm{w}=$ wait states $\times \mathrm{t}_{\mathrm{CK}}$
$\overline{\mathrm{xMS}}=\overline{\mathrm{PMS}}, \overline{\mathrm{DMS}}, \overline{\mathrm{CMS}}, \overline{\mathrm{IOMS}}, \overline{\mathrm{BMS}}$


Figure 18. Memory Write



Figure 19. Serial Ports

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| IDMA Address Latch |  |  |  |
| Timing R equirements: |  |  |  |
| $t_{\text {ALP }} \quad$ Duration of Address L atch ${ }^{1,3}$ | 10 |  | ns |
| $\mathrm{t}_{\text {IASU }} \quad$ IAD 15-0 Address Setup before Address L atch End ${ }^{3}$ | 5 |  | ns |
| $\mathrm{t}_{\text {IAH }} \quad$ IAD 15-0 Address H old after Address L atch End ${ }^{3}$ | 2 |  | ns |
| $\mathrm{t}_{\text {IKA }} \quad \overline{\text { IACK }}$ L ow before Start of Address L atch ${ }^{1}$ | 0 |  | ns |
| $\mathrm{t}_{\text {IALS }} \quad$ Start of Write or Read after Address L atch End ${ }^{2,3}$ | 3 |  | ns |

NOTES
${ }^{1}$ Start of Address Latch $=\overline{\overline{I S}}$ Low and IAL High.
${ }^{2}$ Start of Write or Read $=\overline{\text { IS }}$ Low and $\overline{\text { IWR }}$ Low or $\overline{\text { IRD }}$ Low.
${ }^{3}$ End of Address Latch $=\overline{\mathrm{IS}} \mathrm{H}$ igh or IAL Low.


Figure 20. IDMA Address Latch

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| IDMA Write, Short Write C ycle |  |  |  |
| Timing R equirements: |  |  |  |
| $\mathrm{t}_{\text {IK }} \quad \overline{\text { IACK }}$ L ow before Start of W rite ${ }^{1}$ | 0 |  | ns |
| $\mathrm{t}_{\text {WP }} \quad$ Duration of Write ${ }^{1,2}$ | 15 |  | ns |
| $t_{\text {IDSU }} \quad$ IAD 15-0 D ata Setup before End of Write ${ }^{2,3,4}$ | 5 |  | ns |
| $\mathrm{t}_{\text {IDH }} \quad$ IAD 15-0 D ata H old after End of Write ${ }^{2,3,4}$ | 2 |  | ns |
| Switching Characteristics: |  |  |  |
| $\mathrm{t}_{\text {IKHW }} \quad$ Start of W rite to $\overline{\text { IACK }} \mathrm{H}$ igh |  | 15 | ns |

## NOTES

${ }^{1}$ Start of Write $=\overline{\mathrm{IS}}$ Low and $\overline{\text { IWR }}$ Low
${ }^{2}$ End of Write $=\overline{\mathrm{IS}} \mathrm{H}$ igh or $\overline{\overline{\text { IWR }}} \mathrm{H}$ igh.
${ }^{3}$ If W rite Pulse ends before $\overline{\text { IACK }}$ Low, use specifications $\mathrm{t}_{\mathrm{IDSU}}$, $\mathrm{t}_{\mathrm{IDH}}$.
${ }^{4}$ If W rite Pulse ends after IACK Low, use specifications $\mathrm{t}_{\text {IKsu }}, \mathrm{t}_{\mathrm{IKH}}$.


Figure 21. IDMA Write, Short Write Cycle

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| IDMA Write, Long Write Cycle |  |  |  |
| Timing R equirements: |  |  |  |
| $\mathrm{t}_{\text {IK W }} \quad \overline{\text { IACK }}$ L ow before Start of Write ${ }^{1}$ | 0 |  | ns |
| $\mathrm{t}_{\text {IKSU }} \quad$ IAD 15-0 D ata Setup before $\overline{\text { IACK }}$ L ow ${ }^{2,3,4}$ | $0.5 \mathrm{t}_{\mathrm{CK}}+10$ |  | ns |
| $\mathrm{t}_{\text {IKH }} \quad$ IAD 15-0 D ata H old after $\overline{\text { IACK }}$ L ow ${ }^{2,3,4}$ |  |  | ns |
| Switching Characteristics: |  |  |  |
| $\mathrm{t}_{\text {KKL }} \quad$ Start of W rite to $\overline{\text { IACK }}$ L ow ${ }^{4}$ | $1.5 \mathrm{t}_{\text {ck }}$ |  | ns |
| $\mathrm{t}_{\text {IKHW }} \quad$ Start of W rite to IACK High |  | 15 | ns |

## NOTES

${ }^{1}$ Start of Write $=\overline{\text { IS }}$ Low and $\overline{\text { IWR }}$ Low.
${ }^{2}$ If Write Pulse ends before $\overline{\text { IACK }}$ Low, use specifications $t_{\text {IDSU, }}, t_{\text {IDH }}$.
${ }^{3}$ If $W$ rite Pulse ends after IACK Low, use specifications $\mathrm{t}_{\text {IKsu }}$, $\mathrm{t}_{\text {KH }}$.
${ }^{4}$ This is the earliest time for IACK Low from Start of Write. F or ID M A Write cycle relationships, please refer to the ADSP-2100 Family U ser's M anual.


Figure 22. IDMA Write, Long Write Cycle

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| IDMA Read, Long Read Cycle |  |  |  |
| Timing R equirements: |  |  |  |
| $\mathrm{t}_{\text {KR }} \quad \overline{\text { IACK }}$ Low before Start of Read ${ }^{1}$ | 0 |  | ns |
| $\mathrm{t}_{\text {IRP }} \quad$ Duration of Read $^{1}$ | 15 |  | ns |
| Switching Characteristics: |  |  |  |
| $\mathrm{t}_{\text {KHR }} \quad \overline{\text { IACK }} \mathrm{H}$ igh after Start of R ead ${ }^{1}$ |  | 15 | ns |
| $\mathrm{IIKDS}^{\text {IK }}$ IAD 15-0 D ata Setup before IACK L ow | $0.5 \mathrm{t}_{\mathrm{CK}}-10$ |  | ns |
| $\mathrm{t}_{\text {IKDH }} \quad$ IAD 15-0 D ata H old after End of Read ${ }^{2}$ | 0 |  | ns |
| $t_{\text {IKDD }} \quad$ IAD 15-0 D ata D isabled after End of Read ${ }^{2}$ |  | 10 | ns |
| $\mathrm{t}_{\text {IRDE }} \quad$ IAD 15-0 Previous D ata Enabled after Start of Read | 0 |  | ns |
| $t_{\text {IRDV }} \quad$ IAD 15-0 Previous D ata Valid after Start of Read |  | 15 | ns |
| $\mathrm{t}_{\text {IRDH } 1} \quad$ IAD 15-0 Previous D ata H old after Start of Read (DM /PM 1)3 | $2 t_{C K}-5$ |  | ns |
| $\mathrm{tIRDH2}^{\text {a }}$ IAD 15-0 Previous D ata H old after Start of Read (PM 2) ${ }^{4}$ | $\mathrm{t}_{\mathrm{CK}}-5$ |  | ns |

## NOTES

${ }^{1}$ Start of Read $=\overline{\text { IS }}$ L ow and $\overline{\text { IRD }}$ Low.
${ }^{2}$ End of Read $=\overline{\mathrm{IS}} \mathrm{H}$ igh or $\overline{\text { IRD }} \mathrm{High}$.
${ }^{3} \mathrm{DM}$ read or first half of PM read.
${ }^{4}$ Second half of $P M$ read.


Figure 23. IDMA Read, Long Read Cycle

| Parameter | Min | Max | Unit |
| :---: | :---: | :---: | :---: |
| IDMA Read, Short Read Cycle |  |  |  |
| Timing Requirements: | $\begin{aligned} & 0 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Switching Characteristics: <br> $t_{\text {IKHR }}$ $\overline{\text { IACK }}$ High after Start of Read ${ }^{1}$ <br> $\mathrm{t}_{\text {IKDH }}$ IAD 15-0 D ata H old after End of Read <br>   <br> $\mathrm{t}_{\text {IKDD }}$ IAD 15-0 D ata D isabled after End of Read <br>   <br> $\mathrm{t}_{\text {IRDE }}$ IAD 15-0 Previous D ata Enabled after Start of Read <br> $\mathrm{t}_{\text {IRDV }}$ IAD 15-0 Previous D ata Valid after Start of Read | 0 0 | 15 10 15 | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

NOTES
${ }^{1}$ Start of Read $=\overline{\overline{I S}}$ Low and $\overline{\text { IRD }}$ Low.
${ }^{2}$ End of Read $=\overline{\text { IS }} \mathrm{H}$ igh or $\overline{\overline{R D D}} \mathrm{H}$ igh.


Figure 24. IDMA Read, Short Read Cycle

## 100-Lead TQFP Package Pinout



The ADSP-2185 package pinout is shown in the table below. Pin names in bold text replace the plain text named functions when $M$ ode $C=1$. $A+$ sign separates two functions when either function can be active for either major I/O mode. Signals enclosed in brackets [ ] are state bits latched from the value of the pin at the deassertion of RESET.

TQFP Pin Configurations

| TQFP Number | Pin Name | TQFP Number | Pin Name | TQFP Number | Pin <br> Name | TQFP Number | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | A4/IAD3 | 26 | $\overline{\mathrm{IRQE}}+\mathrm{PF} 4$ | 51 | $\overline{\text { EBR }}$ | 76 | D 16 |
| 2 | A5/IAD4 | 27 | $\overline{\mathrm{IRQL0}}+\mathrm{PF} 5$ | 52 | $\overline{\mathrm{BR}}$ | 77 | D 17 |
| 3 | GND | 28 | GND | 53 | $\overline{\text { EBG }}$ | 78 | D 18 |
| 4 | A6/IAD5 | 29 | $\overline{\mathrm{IRQL1}}+\mathrm{PF} 6$ | 54 | $\overline{\mathrm{BG}}$ | 79 | D 19 |
| 5 | A7/IAD6 | 30 | $\overline{\text { IRQ2 }}+\mathrm{PF} 7$ | 55 | D 0/IAD 13 | 80 | GN D |
| 6 | A8/IAD7 | 31 | DT0 | 56 | D 1/IAD 14 | 81 | D 20 |
| 7 | A9/IAD8 | 32 | TFS0 | 57 | D 2/IAD 15 | 82 | D 21 |
| 8 | A10/IAD9 | 33 | RFS0 | 58 | D 3/IACK | 83 | D 22 |
| 9 | A11/IAD10 | 34 | D R0 | 59 | VDD | 84 | D 23 |
| 10 | A12/IAD11 | 35 | SCLK 0 | 60 | GND | 85 | FL2 |
| 11 | A13/IAD 12 | 36 | VDD | 61 | D 4/̄IS | 86 | FL1 |
| 12 | GND | 37 | DT 1 | 62 | D 5/IAL | 87 | FLO |
| 13 | CLKIN | 38 | TFS1 | 63 | D 6/IRD | 88 | PF 3 |
| 14 | XTAL | 39 | RFS1 | 64 | D 7/IWR | 89 | PF 2 [M ode C] |
| 15 | VDD | 40 | DR1 | 65 | D 8 | 90 | VDD |
| 16 | CLKOUT | 41 | GND | 66 | GND | 91 | $\overline{\text { PWD }}$ |
| 17 | GND | 42 | SCLK1 | 67 | VDD | 92 | GND |
| 18 | VDD | 43 | ERESET | 68 | D9 | 93 | PF 1 [M ode B] |
| 19 | WR | 44 | RESET | 69 | D 10 | 94 | PF 0 [M ode A] |
| 20 | $\overline{\mathrm{RD}}$ | 45 | $\overline{\text { EMS }}$ | 70 | D 11 | 95 | $\overline{\mathrm{BGH}}$ |
| 21 | $\overline{\mathrm{BMS}}$ | 46 | EE | 71 | GND | 96 | PWDACK |
| 22 | $\overline{\text { DMS }}$ | 47 | ECLK | 72 | D 12 | 97 | A0 |
| 23 | PMS | 48 | ELOUT | 73 | D 13 | 98 | A1/IAD0 |
| 24 | $\overline{\text { IOMS }}$ | 49 | ELIN | 74 | D 14 | 99 | A2/IAD1 |
| 25 | CMS | 50 | EINT | 75 | D15 | 100 | A3/IAD2 |

ORDERING GUIDE

| Part Number | Ambient <br> Temperature <br> Range | Instruction <br> Rate <br> (MHz) | Package <br> Description | Package <br> Option* |
| :--- | :--- | :--- | :--- | :--- |
| AD SP-2185K ST -115 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28.8 | $100-\mathrm{L}$ ead T QFP | ST -100 |
| AD SP-2185BST-115 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28.8 | $100-$ Lead T QFP | ST -100 |
| AD SP-2185K ST -133 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 33.3 | $100-$ Lead T QFP | ST -100 |
| AD SP-2185BST-133 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 33.3 | $100-$ Lead T QFP | ST -100 |

*ST = Plastic Thin Quad Flatpack (TQFP).

## OUTLINE DIMENSIONS

Dimensions shown in inches and millimeters.

## 100-Lead Metric Thin Plastic Quad Flatpack (TQFP) <br> (ST-100)



## Стандарт Злектрон Связь

Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

Наши контакты:
Телефон: +7 8126271435
Электронная почта: sales@st-electron.ru
Адрес: 198099, Санкт-Петербург, Промышленная ул, дом № 19, литера H, помещение 100-Н Офис 331


[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

[^1]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703
    © Analog Devices, Inc., 1997

