

The following document contains information on Cypress products. Although the document is marked with the name "Spansion", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

# **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry's only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

# F<sup>2</sup>MC-16FX MB96620 Series

16-bit Proprietary Microcontroller MB96F622R/A, MB96F623R/A, MB96F625R/A

Data Sheet (Full Production)





# F<sup>2</sup>MC-16FX MB96620 Series

16-bit Proprietary Microcontroller MB96F622R/A, MB96F623R/A, MB96F625R/A





# **■ DESCRIPTION**

MB96620 series is based on Spansion's advanced  $F^2MC-16FX$  architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established  $F^2MC-16LX$  family thus allowing for easy migration of  $F^2MC-16LX$  Software to the new  $F^2MC-16FX$  products.  $F^2MC-16FX$  product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Spansion provides information facilitating product development via the following website. The website contains information useful for customers.

http://www.spansion.com/Support/microcontrollers/Pages/default.aspx



#### **■ FEATURES**

# Technology

0.18µm CMOS

#### • CPU

- F<sup>2</sup>MC-16FX CPU
- Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- 8-byte instruction queue
- Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

#### System clock

- On-chip PLL clock multiplier ( $\times 1$  to  $\times 8$ ,  $\times 1$  when PLL stop)
- 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- Up to 8MHz external clock for devices with fast clock input feature
- 32.768kHz subsystem quartz clock
- 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)

# On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

# • Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

# Code Security

Protects Flash Memory content from unintended read-out

#### • DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

### Interrupts

- Fast Interrupt processing
- 8 programmable priority levels
- Non-Maskable Interrupt (NMI)

# CAN

- Supports CAN protocol version 2.0 part A and B
- ISO16845 certified
- Bit rates up to 1Mbps
- 32 message objects
- Each message object has its own identifier mask
- Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation



#### USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol to reduce interrupt load

# I<sup>2</sup>C

- Up to 400kbps
- Master and Slave functionality, 7-bit and 10-bit addressing

# • A/D converter

- SAR-type
- 8/10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- Range Comparator Function

#### Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

# Hardware Watchdog Timer

- Hardware watchdog timer is active after reset
- Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

#### Reload Timers

- 16-bit wide
- Prescaler with  $1/2^1$ ,  $1/2^2$ ,  $1/2^3$ ,  $1/2^4$ ,  $1/2^5$ ,  $1/2^6$  of peripheral clock frequency
- Event count function

#### Free-Running Timers

- Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- Prescaler with 1,  $1/2^1$ ,  $1/2^2$ ,  $1/2^3$ ,  $1/2^4$ ,  $1/2^5$ ,  $1/2^6$ ,  $1/2^7$ ,  $1/2^8$  of peripheral clock frequency

# • Input Capture Units

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, Falling edge or Both (rising & falling) edges sensitive

# • Output Compare Units

- 16-bit wide
- Signals an interrupt when a match with Free-running Timer occurs
- A pair of compare registers can be used to generate an output signal

# Programmable Pulse Generator

- 16-bit down counter, cycle and duty setting registers
- Can be used as 2 × 8-bit PPG
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- Can be triggered by software or reload timer
- Can trigger ADC conversion
- Timing point capture



# Quadrature Position/Revolution Counter (QPRC)

- Up/down count mode, Phase difference count mode, Count mode with direction
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers with interrupt
- Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

#### Real Time Clock

- Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

# External Interrupts

- Edge or Level sensitive
- Interrupt mask bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

#### Non Maskable Interrupt

- Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- Once enabled, can not be disabled other than by reset
- High or Low level sensitive
- Pin shared with external interrupt 0

#### I/O Ports

- Most of the external pins can be used as general purpose I/O
- All push-pull outputs (except when used as I<sup>2</sup>C SDA/SCL line)
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- Bit-wise programmable pull-up resistor

#### Built-in On Chip Debugger (OCD)

- One-wire debug tool interface
- Break function:
  - Hardware break: 6 points (shared with code event)
  - Software break: 4096 points
- Event function
  - Code event: 6 points (shared with hardware break)
  - Data event: 6 points
  - Event sequencer: 2 levels + reset
- Execution time measurement function
- Trace function: 42 branches
- Security function

## Flash Memory

- Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- Supports automatic programming, Embedded Algorithm
- Write/Erase/Erase-Suspend/Resume commands
- A flag indicating completion of the automatic algorithm
- Erase can be performed on each sector individually
- Sector protection
- Flash Security feature to protect the content of the Flash
- Low voltage detection during Flash erase or write




# ■ PRODUCT LINEUP

Features		MB96620	Remark		
Product Type		Flash Memory Product			
Subclock		Subclock can be set by software			
Dual Operation Flash Memory RAM					
32.:	5KB + 32KB	4KB	MB96F622R, MB96F622A	Product Options	
64.:	5KB + 32KB	10KB	MB96F623R, MB96F623A	R: MCU with CAN	
128.	.5KB + 32KB	10KB	MB96F625R, MB96F625A	A: MCU without CAN	
			LQFP-64		
Package			FPT-64P-M23/M24		
DMA			2ch		
USART			3ch	LIN-USART 2/7/8	
Г	with automatic LIN-H	Header	X7 ( 1 1 1)	LIN-USART 2	
	transmission/reception	n	Yes (only 1ch)		
	with 16 byte RX- and				
	TX-FIFO		No		
I <sup>2</sup> C			1ch	$I^2C$ 0	
	D Converter		21ch	AN 0 to 14/24/25/28 to 31	
_	with Data Buffer		No		
	with Range Comparat	or	Yes		
	with Scan Disable		No		
l	with ADC Pulse Dete	ction	No		
	oad Timer (RLT)	••••	3ch	RLT 1/3/6	
10 010 11010	740 111101 (1121)			FRT 0 to 3	
16-bit Free	e-Running Timer (FRT	<i>'</i>	4ch	FRT 2/3 does not have	
10 011 100	rumming Timer (TRT	,	ien	external clock input pin	
				ICU 0/1/4 to 7/9/10	
16-bit Inpu	t Capture Unit (ICU)		8ch	(ICU 9/10 for	
To ou mpe	it cupture cint (100)		(2 channels for LIN-USART)	LIN-USART)	
16-bit Output Compare Unit (OCU)		6ch	OCU 0/1/4 to 7		
(PPG)	8/16-bit Programmable Pulse Generator (PPG)		8ch (16-bit) / 16ch (8-bit)	PPG 0/1/3/4/6/7/12/14	
	with Timing point cap	oture	Yes		
	with Start delay	ruic	No		
	with Ramp		No		
Quadrature Position/Revolution Counter					
(QPRC)	2 Controlly Revolution	~~~iii	2ch	QPRC 0/1	
	-			CAN 2	
CAN Inter	face		1ch	32 Message Buffers	
External In	nterrupts (INT)		13ch	INT 0/2/3/4/7 to 15	
	able Interrupt (NMI)		1ch	1111 0/2/3/1// 1013	
			1ch		
Real Time Clock (RTC)		50 (Dual clock mode)			
I/O Ports		52 (Single clock mode)			
Clock Cali	bration Unit (CAL)		1ch		
Clock Output Function		2ch			
Low Voltage Detection Function		Yes	Low voltage detection function can be		
				disabled by software	
	Watchdog Timer		Yes		
	C-oscillator		Yes		
On-chip Debugger		Yes in each product cannot be allocated b			

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.




# **■ BLOCK DIAGRAM**





# **■ PIN ASSIGNMENT**





# ■ PIN DESCRIPTION

Pin DESCR	Feature	Description	
ADTG_R	ADC	Relocated A/D converter trigger input pin	
AINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
ANn	ADC	A/D converter channel n input pin	
AVcc	Supply	Analog circuits power supply pin	
AVRH	ADC	A/D converter high reference voltage input pin	
AVss	Supply	Analog circuits power supply pin	
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin	
CKOTn	Clock Output function	Clock Output function n output pin	
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin	
CKOTXn	Clock Output function	Clock Output function n inverted output pin	
DEBUG I/F	OCD	On Chip Debugger input/output pin	
FRCKn	Free-Running Timer	Free-Running Timer n input pin	
INn	ICU	Input Capture Unit n input pin	
INTn	External Interrupt	External Interrupt n input pin	
INTn_R	External Interrupt	Relocated External Interrupt n input pin	
INTn_R1	External Interrupt	Relocated External Interrupt n input pin	
MD	Core	Input pin for specifying the operating mode	
NMI_R	External Interrupt	Relocated Non-Maskable Interrupt input pin	
OUTn	OCU	Output Compare Unit n waveform output pin	
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin	
Pnn_m	GPIO	General purpose I/O pin	
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
RSTX	Core	Reset input pin	
RXn	CAN	CAN interface n RX input pin	
SCKn	USART	USART n serial clock input/output pin	
SCKn_R	USART	Relocated USART n serial clock input/output pin	
SCLn	I <sup>2</sup> C	I <sup>2</sup> C interface n clock I/O input/output pin	
SDAn	I <sup>2</sup> C	I <sup>2</sup> C interface n serial data I/O input/output pin	
SINn	USART	USART n serial data input pin	
SINn_R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
SOTn_R	USART	Relocated USART n serial data output pin	
TINn	Reload Timer	Reload Timer n event input pin	
TOTn	Reload Timer	Reload Timer n output pin	
TTGn	PPG	Programmable Pulse Generator n trigger input pin	
TXn	CAN	CAN interface n TX output pin	
Vcc	Supply	Power supply pin	
Vss	Supply	Power supply pin	
WOT	RTC	Real Time clock output pin	
X0	Clock	Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	



# DataSheet

Pin name	Feature	Description	
X1A	Clock	Subclock Oscillator output pin	
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	



# ■ PIN CIRCUIT TYPE

Pin no.	I/O circuit type*	Pin name
1	Supply	AVss
2	G	AVRH
3	K	P06_2 / AN2
4	K	P06_3 / AN3 / PPG3
5	K	P06_4 / AN4 / PPG4
6	K	P06_5 / AN5
7	K	P06_6 / AN6 / PPG6
8	K	P06_7 / AN7 / PPG7
9	I	P05_0 / AN8 / SIN2 / INT3_R1
10	K	P05_1 / AN9 / SOT2
11	I	P05_2 / AN10 / SCK2
12	K	P05_3 / AN11 / TIN3 / WOT
13	K	P05_4 / AN12 / TOT3 / INT2_R
14	K	P05_5 / AN13 / INT0_R / NMI_R
15	K	P05_6 / AN14 / INT4_R
16	Н	P04_2 / IN6 / INT9_R / TTG6 / TTG14
17	Н	P04_3 / IN7 / TTG7 / TTG15
18	Supply	Vss
19	В	P04_0 / X0A
20	В	P04_1 / X1A
21	C	MD
22	Н	P17_0
23	0	DEBUG I/F
24	M	P00_0 / INT8 / SCK7_R / PPG0_B
25	Н	P00_1 / INT9 / SOT7_R / PPG1_B
26	M	P00_2 / INT10 / SIN7_R
27	M	P00_3 / INT11 / SCK8_R / PPG3_B
28	Н	P00_4 / INT12 / SOT8_R / PPG12_B
29	M	P00_5 / INT13 / SIN8_R / PPG14_B
30	Н	P00_6 / INT14
31	Н	P00_7 / INT15
32	Н	P01_0 / TIN1 / CKOT1 / OUT0_R




Pin no.	I/O circuit type*	Pin name	
33	Н	P01_1 / TOT1 / CKOTX1 / OUT1_R	
34	Н	P01_2 / INT11_R	
35	Н	P01_3	
36	Н	P01_4 / PPG4_B	
37	M	P01_5 / SIN2_R / INT7_R	
38	Н	P01_6 / SOT2_R / PPG6_B	
39	M	P01_7 / SCK2_R / PPG7_B	
40	Н	P02_0 / PPG12 / CKOT1_R	
41	Н	P02_1	
42	Н	P02_2 / ZIN0 / PPG14 / CKOT0_R	
43	Н	P02_3	
44	Н	P02_4 / AIN0 / IN0 / TTG0	
45	С	RSTX	
46	A	X1	
47	A	X0	
48	Supply	Vss	
49	Supply	Vcc	
50	F	С	
51	Н	P02_5 / BIN0 / IN1 / TTG1 / ADTG_R	
52	N	P04_4 / SDA0 / FRCK0	
53	N	P04_5 / SCL0 / FRCK1	
54	K	P03_0 / AIN1 / IN4 / TTG4 / TTG12 / AN24	
55	K	P03_1 / BIN1 / IN5 / TTG5 / TTG13 / AN25	
56	M	P03_2 / INT10_R / RX2	
57	Н	P03_3 / TX2	
58	K	P03_4 / OUT4 / AN28	
59	K	P03_5 / OUT5 / AN29	
60	K	P03_6 / ZIN1 / OUT6 / AN30	
61	K	P03_7 / OUT7 / AN31	
62	K	P06_0 / AN0 / PPG0	
63	K	P06_1 / AN1 / PPG1	
64	Supply	AVcc	

<sup>\*:</sup> See "■ I/O CIRCUIT TYPE" for details on the I/O circuit types.



# ■ I/O CIRCUIT TYPE





Circuit	Remarks
Pull-up control	Low-speed oscillation circuit shared with GPIO functionality: • Feedback resistor = approx. 5.0MΩ
P-ch P-ch Pout	• GPIO functionality selectable (CMOS level output (I <sub>OL</sub> = 4mA, I <sub>OH</sub> = -4mA), Automotive input with input
Standby control for input shutdown • W D Automotive input	shutdown function and programmable pull-up resistor)
X1A X1A	
R	
A out	
X0A FCI	
FCI or Osc disable Pull-up control	
P-ch P-ch Pout	
Standby control for input	
shutdown \(\mathbb{\text{\mathbb{\text{\mathbb{\	
	CMOS hysteresis input pin
R Hysteresis inputs	
	Standby control for input shutdown  X1A  X0A  X0A  X0A  X0A  X0A  X0A  X0A



Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	<ul> <li>A/D converter ref+ (AVRH) power supply input pin with protection circuit</li> <li>Without protection circuit against V<sub>CC</sub> for pins AVRH</li> </ul>
Н	Pull-up control  P-ch P-ch Pout  N-ch Nout  Automotive input for input shutdown	<ul> <li>CMOS level output         (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>Automotive input with input shutdown function</li> <li>Programmable pull-up resistor</li> </ul>
I	P-ch P-ch Pout  N-ch Nout  Hysteresis input  for input shutdown  Analog input	<ul> <li>CMOS level output         (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>Analog input</li> </ul>



Type	Circuit	Remarks
K	Pull-up control	<ul> <li>CMOS level output         (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>Automotive input with input</li> </ul>
	P-ch P-ch Pout	shutdown function • Programmable pull-up resistor
	N-ch Nout	Analog input
	Standby control  R Automotive input	
	for input shutdown  Analog input	
M	Pull-up control	<ul> <li>CMOS level output         (I<sub>OL</sub> = 4mA, I<sub>OH</sub> = -4mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up</li> </ul>
	P-ch P-ch Pout  N-ch Nout	resistor
	Standby control  R  Hysteresis input  for input shutdown	
N	Pull-up control  P-ch P-ch P-ch Nout*  Hysteresis input  Standby control	<ul> <li>CMOS level output         (I<sub>OL</sub> = 3mA, I<sub>OH</sub> = -3mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Programmable pull-up resistor</li> <li>*: N-channel transistor has slew rate control according to I<sup>2</sup>C spec, irrespective of usage.</li> </ul>
	for input shutdown	



Type	Circuit	Remarks
O	Standby control TTL input	<ul> <li>Open-drain I/O</li> <li>Output 25mA, Vcc = 2.7V</li> <li>TTL input</li> </ul>



# ■ MEMORY MAP

FF:FFFF <sub>H</sub> DE:0000 <sub>H</sub>	USER ROM*1
DD:FFFF <sub>H</sub>	Reserved
10:0000 <sub>H</sub>	
0F:C000 <sub>H</sub>	Boot-ROM
0E:9000 <sub>H</sub>	Peripheral
01:0000 <sub>H</sub>	Reserved
	ROM/RAM
00:8000 <sub>H</sub>	MIRROR
RAMSTART0*2	Internal RAM bank0
00:0С00 <sub>Н</sub>	Reserved
00:0380 <sub>H</sub>	Peripheral
00:0180 <sub>H</sub>	GPR*3
00:0100 <sub>H</sub>	DMA
00:00F0 <sub>H</sub>	Reserved
00:0000 <sub>H</sub>	Peripheral

<sup>\*1:</sup> For details about USER ROM area, see "■USER ROM MEMORY MAP FOR FLASH DEVICES" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

<sup>\*2:</sup> For RAMSTART addresses, see the table on the next page.

<sup>\*3:</sup> Unused GPR banks can be used as RAM area.



# ■ RAMSTART ADDRESSES

Devices	Bank 0 RAM size	RAMSTART0
MB96F622	4KB	00:7200 <sub>H</sub>
MB96F623 MB96F625	10KB	00:5A00 <sub>H</sub>



# ■ USER ROM MEMORY MAP FOR FLASH DEVICES

		MB96F622	MB96F623	MB96F625	
CPU mode address	Flash memory mode address	Flash size 32.5KB + 32KB	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	
FF:FFFF <sub>H</sub> FF:8000 <sub>H</sub>	3F:FFFF <sub>H</sub> 3F:8000 <sub>H</sub>	SA39 - 32KB	SA39 - 64KB	SA39 - 64KB	
FF:7FFF <sub>H</sub> FF:0000 <sub>H</sub>	3F:7FF <sub>H</sub> 3F:0000 <sub>H</sub>		3A39 - 04RB	3A39 - 04RB	
FE:FFFF <sub>H</sub>	3E:FFFF <sub>H</sub>			SA38 - 64KB	Bank A of Flash
DF:A000 <sub>H</sub> DF:9FFF <sub>H</sub>	1F:9FFF <sub>H</sub>	Reserved	Reserved	Reserved	
DF:8000 <sub>H</sub>	1F:8000 <sub>H</sub>	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF <sub>H</sub> DF:6000 <sub>H</sub>	1F:7FFF <sub>H</sub> 1F:6000 <sub>H</sub>	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	Bank B of Flash
DF:5FFF <sub>H</sub> DF:4000 <sub>H</sub>	1F:5FFF <sub>H</sub> 1F:4000 <sub>H</sub>	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	Dalik D OI Flasii
DF:3FFF <sub>H</sub> DF:2000 <sub>H</sub>	1F:3FFF <sub>H</sub> 1F:2000 <sub>H</sub>	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF <sub>H</sub> DF:0000 <sub>H</sub>	1F:1FFF <sub>H</sub> 1F:0000 <sub>H</sub>	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash
DE:FFFF <sub>H</sub> DE:0000 <sub>H</sub>		Reserved	Reserved	Reserved	

<sup>\*:</sup> Physical address area of SAS-512B is from DF:0000<sub>H</sub> to DF:01FF<sub>H</sub>.

Others (from DF:0200<sub>H</sub> to DF:1FFF<sub>H</sub>) is mirror area of SAS-512B.

Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000<sub>H</sub> -DF:01FF<sub>H</sub>.

SAS can not be used for E<sup>2</sup>PROM emulation.



# ■ SERIAL PROGRAMMING COMMUNICATION INTERFACE

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96620						
Pin Number	USART Number	Normal Function				
9		SIN2				
10	USART2	SOT2				
11		SCK2				
26		SIN7_R				
25	USART7	SOT7_R				
24		SCK7_R				
29		SIN8_R				
28	USART8	SOT8_R				
27		SCK8_R				



# ■ INTERRUPT VECTOR TABLE

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
0	3FC <sub>H</sub>	CALLV0	No	-	CALLV instruction	
1	$3F8_{H}$	CALLV1	No	-	CALLV instruction	
2	$3F4_{H}$	CALLV2	No	-	CALLV instruction	
3	3F0 <sub>H</sub>	CALLV3	No	-	CALLV instruction	
4	3EC <sub>H</sub>	CALLV4	No	-	CALLV instruction	
5	3E8 <sub>H</sub>	CALLV5	No	-	CALLV instruction	
6	3E4 <sub>H</sub>	CALLV6	No	-	CALLV instruction	
7	3E0 <sub>H</sub>	CALLV7	No	-	CALLV instruction	
8	3DC <sub>H</sub>	RESET	No	-	Reset vector	
9	3D8 <sub>H</sub>	INT9	No	-	INT9 instruction	
10	3D4 <sub>H</sub>	EXCEPTION	No	-	Undefined instruction execution	
11	$3D0_{H}$	NMI	No	-	Non-Maskable Interrupt	
12	3CC <sub>H</sub>	DLY	No	12	Delayed Interrupt	
13	3C8 <sub>H</sub>	RC_TIMER	No	13	RC Clock Timer	
14	3C4 <sub>H</sub>	MC_TIMER	No	14	Main Clock Timer	
15	3C0 <sub>H</sub>	SC_TIMER	No	15	Sub Clock Timer	
16	3BC <sub>H</sub>	LVDI	No	16	Low Voltage Detector	
17	3B8 <sub>H</sub>	EXTINT0	Yes	17	External Interrupt 0	
18	3B4 <sub>H</sub>	-	-	18	Reserved	
19	3B0 <sub>H</sub>	EXTINT2	Yes	19	External Interrupt 2	
20	3AC <sub>H</sub>	EXTINT3	Yes	20	External Interrupt 3	
21	3A8 <sub>H</sub>	EXTINT4	Yes	21	External Interrupt 4	
22	3A4 <sub>H</sub>	-	-	22	Reserved	
23	3A0 <sub>H</sub>	-	-	23	Reserved	
24	39C <sub>H</sub>	EXTINT7	Yes	24	External Interrupt 7	
25	398 <sub>H</sub>	EXTINT8	Yes	25	External Interrupt 8	
26	394 <sub>H</sub>	EXTINT9	Yes	26	External Interrupt 9	
27	$390_{\rm H}$	EXTINT10	Yes	27	External Interrupt 10	
28	38C <sub>H</sub>	EXTINT11	Yes	28	External Interrupt 11	
29	388 <sub>H</sub>	EXTINT12	Yes	29	External Interrupt 12	
30	384 <sub>H</sub>	EXTINT13	Yes	30	External Interrupt 13	
31	380 <sub>H</sub>	EXTINT14	Yes	31	External Interrupt 14	
32	37C <sub>H</sub>	EXTINT15	Yes	32	External Interrupt 15	
33	378 <sub>H</sub>	-	-	33	Reserved	
34	$374_{\rm H}$	-	-	34	Reserved	
35	$370_{\rm H}$	CAN2	No 35 CAN Controller 2		CAN Controller 2	
36	36C <sub>H</sub>	-	- 36 Reserved		Reserved	
37	368 <sub>H</sub>	-	-	37	Reserved	
38	364 <sub>H</sub>	PPG0	Yes	38	Programmable Pulse Generator 0	
39	$360_{\rm H}$	PPG1	Yes	39	Programmable Pulse Generator 1	
40	35C <sub>H</sub>	-	-	40	Reserved	



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
41	358 <sub>H</sub>	PPG3	Yes	41	Programmable Pulse Generator 3	
42	354 <sub>H</sub>	PPG4	Yes	42	Programmable Pulse Generator 4	
43	350 <sub>H</sub>	-	-	43	Reserved	
44	34C <sub>H</sub>	PPG6	Yes	44	Programmable Pulse Generator 6	
45	348 <sub>H</sub>	PPG7	Yes	45	Programmable Pulse Generator 7	
46	344 <sub>H</sub>	-	-	46	Reserved	
47	$340_{\rm H}$	-	-	47	Reserved	
48	33C <sub>H</sub>	-	-	48	Reserved	
49	338 <sub>H</sub>	-	-	49	Reserved	
50	334 <sub>H</sub>	PPG12	Yes	50	Programmable Pulse Generator 12	
51	$330_{\rm H}$	-	-	51	Reserved	
52	32C <sub>H</sub>	PPG14	Yes	52	Programmable Pulse Generator 14	
53	328 <sub>H</sub>	-	-	53	Reserved	
54	324 <sub>H</sub>	-	-	54	Reserved	
55	320 <sub>H</sub>	-	-	55	Reserved	
56	31C <sub>H</sub>	-	-	56	Reserved	
57	318 <sub>H</sub>	-	-	57	Reserved	
58	314 <sub>H</sub>	-	-	58	Reserved	
59	310 <sub>H</sub>	RLT1	Yes	59	Reload Timer 1	
60	30C <sub>H</sub>	-	-	60	Reserved	
61	308 <sub>H</sub>	RLT3	Yes	61	Reload Timer 3	
62	304 <sub>H</sub>	-	-	62	Reserved	
63	$300_{\rm H}$	-	-	63	Reserved	
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6	
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0	
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1	
67	$2F0_{H}$	-	-	67	Reserved	
68	2EC <sub>H</sub>	-	-	68	Reserved	
69	2E8 <sub>H</sub>	ICU4	Yes	69	Input Capture Unit 4	
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5	
71	$2E0_{H}$	ICU6	Yes	71	Input Capture Unit 6	
72	$2DC_{H}$	ICU7	Yes	72	Input Capture Unit 7	
73	$2D8_{H}$	-	-	73	Reserved	
74	$2D4_{H}$	ICU9	Yes	74	Input Capture Unit 9	
75	$2D0_{H}$	ICU10	Yes	75	Input Capture Unit 10	
76	2CC <sub>H</sub>	-	-	76	Reserved	
77	2C8 <sub>H</sub>	OCU0	Yes	77	Output Compare Unit 0	
78	2C4 <sub>H</sub>	OCU1	Yes	78	Output Compare Unit 1	
79	2C0 <sub>H</sub>	-	-	79	Reserved	
80	2BC <sub>H</sub>	-	-	80	Reserved	



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
81	2B8 <sub>H</sub>	OCU4	Yes	81	Output Compare Unit 4	
82	$2B4_{H}$	OCU5	Yes	82	Output Compare Unit 5	
83	$2B0_{H}$	OCU6	Yes	83	Output Compare Unit 6	
84	2AC <sub>H</sub>	OCU7	Yes	84	Output Compare Unit 7	
85	2A8 <sub>H</sub>	-	-	85	Reserved	
86	2A4 <sub>H</sub>	-	-	86	Reserved	
87	$2A0_{H}$	-	-	87	Reserved	
88	29C <sub>H</sub>	-	-	88	Reserved	
89	298 <sub>H</sub>	FRT0	Yes	89	Free-Running Timer 0	
90	294 <sub>H</sub>	FRT1	Yes	90	Free-Running Timer 1	
91	290 <sub>H</sub>	FRT2	Yes	91	Free-Running Timer 2	
92	28C <sub>H</sub>	FRT3	Yes	92	Free-Running Timer 3	
93	288 <sub>H</sub>	RTC0	No	93	Real Time Clock	
94	284 <sub>H</sub>	CAL0	No	94	Clock Calibration Unit	
95	$280_{\rm H}$	-	-	95	Reserved	
96	27C <sub>H</sub>	IIC0	Yes	96	I <sup>2</sup> C interface 0	
97	278 <sub>H</sub>	-	-	97	Reserved	
98	274 <sub>H</sub>	ADC0	Yes	98	A/D Converter 0	
99	$270_{\rm H}$	-	-	99	Reserved	
100	26C <sub>H</sub>	-	-	100	Reserved	
101	268 <sub>H</sub>	-	-	101	Reserved	
102	264 <sub>H</sub>	-	-	102	Reserved	
103	$260_{\rm H}$	-	-	103	Reserved	
104	25C <sub>H</sub>	-	-	104	Reserved	
105	258 <sub>H</sub>	LINR2	Yes	105	LIN USART 2 RX	
106	254 <sub>H</sub>	LINT2	Yes	106	LIN USART 2 TX	
107	250 <sub>H</sub>	-	-	107	Reserved	
108	24C <sub>H</sub>	-	-	108	Reserved	
109	248 <sub>H</sub>	-	-	109	Reserved	
110	244 <sub>H</sub>	-	-	110	Reserved	
111	$240_{H}$	-	-	111	Reserved	
112	23C <sub>H</sub>	-	-	112	Reserved	
113	238 <sub>H</sub>	-	-	113	Reserved	
114	234 <sub>H</sub>	-	-	114	Reserved	
115	230 <sub>H</sub>	LINR7	Yes	115	LIN USART 7 RX	
116	22C <sub>H</sub>	LINT7	Yes	116	LIN USART 7 TX	
117	228 <sub>H</sub>	LINR8	Yes	117	LIN USART 8 RX	
118	224 <sub>H</sub>	LINT8	Yes	118	LIN USART 8 TX	
119	$220_{\rm H}$	-	-	119	Reserved	
120	21C <sub>H</sub>	-	-	120	Reserved	



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
121	218 <sub>H</sub>	-	-	121	Reserved	
122	214 <sub>H</sub>	-	-	122	Reserved	
123	$210_{\rm H}$	-	-	123	Reserved	
124	20C <sub>H</sub>	-	-	124	Reserved	
125	$208_{\rm H}$	-	-	125	Reserved	
126	$204_{\rm H}$	-	-	126	Reserved	
127	$200_{\rm H}$	-	-	127	Reserved	
128	1FC <sub>H</sub>	-	-	128	Reserved	
129	1F8 <sub>H</sub>	-	-	129	Reserved	
130	1F4 <sub>H</sub>	-	-	130	Reserved	
131	$1F0_{H}$	-	-	131	Reserved	
132	1EC <sub>H</sub>	-	-	132	Reserved	
133	1E8 <sub>H</sub>	FLASHA	Yes	133	Flash memory A interrupt	
134	1E4 <sub>H</sub>	-	-	134	Reserved	
135	1E0 <sub>H</sub>	-	-	135	Reserved	
136	1DC <sub>H</sub>	-	-	136	Reserved	
137	1D8 <sub>H</sub>	QPRC0	Yes	137	Quad Position/Revolution counter 0	
138	1D4 <sub>H</sub>	QPRC1	Yes	138	Quad Position/Revolution counter 1	
139	1D0 <sub>H</sub>	ADCRC0	No	139	A/D Converter 0 - Range Comparator	
140	1CC <sub>H</sub>	-	-	140	Reserved	
141	1C8 <sub>H</sub>	-	-	141	Reserved	
142	1C4 <sub>H</sub>	-	-	142	Reserved	
143	1C0 <sub>H</sub>	-	-	143	Reserved	



#### ■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

#### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

# Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

# Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

# (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

#### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

#### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### · Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-3E



#### Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### · Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

# Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

# Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.



#### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

# Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

  When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

for storage.

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



#### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

#### (1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

#### (2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

### (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

# (4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

#### (5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



#### ■ HANDLING DEVICES

#### Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- Serial communication
- Mode Pin (MD)

#### 1. Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than  $V_{\text{CC}}$  or lower than  $V_{\text{SS}}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pins and Vss pins.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage ( $AV_{CC}$ , AVRH) exceed the digital power-supply voltage.

# 2. Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than  $2k\Omega$ .


Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.

#### 3. External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration. See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

#### (1) Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.






#### (2) Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04\_0 pin must be driven. X1A/P04\_1 pin can be configured as GPIO.

# (3) Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



#### 4. Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

#### 5. Power supply pins (Vcc/Vss)

It is required that all  $V_{CC}$ -level as well as all  $V_{SS}$ -level power supply pins are at the same potential. If there is more than one  $V_{CC}$  or  $V_{SS}$  level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

Vcc and Vss pins must be connected to the device from the power supply with lowest possible impedance. The smoothing capacitor at Vcc pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about  $0.1 \mu F$  between Vcc and Vss pins as close as possible to Vcc and Vss pins.

# 6. Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

# 7. Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV $_{CC}$ , AVRH) and analog inputs (ANn) on after turning the digital power supply (V $_{CC}$ ) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed  $AV_{CC}$ . Input voltage for ports shared with analog input ports also must not exceed  $AV_{CC}$  (turning the analog and digital power supplies simultaneously on or off is acceptable).

# 8. Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as AV  $_{CC}$  =  $V_{CC}$ , AV  $_{SS}$  = AVRH =  $V_{SS}$ .



#### 9. Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2V to 2.7V.

#### 10. Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the  $V_{CC}$  power supply voltage, a malfunction may occur. The  $V_{CC}$  power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that  $V_{CC}$  ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard  $V_{CC}$  power supply voltage and the transient fluctuation rate becomes  $0.1V/\mu s$  or less in instantaneous fluctuation for power supply switching.

#### 11. Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

#### 12. Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



# **■ ELECTRICAL CHARACTERISTICS**

# Absolute Maximum Ratings

Davamatan	Currele el	Condition	Ra	iting	1 1	Remarks
Parameter	Symbol	Condition	Min	Max	Unit	
Power supply	V <sub>CC</sub>	_	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	
voltage*1	V CC	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 0.0	V	
Analog power	$AV_{CC}$	_	V <sub>ss</sub> - 0.3	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*2}$
supply voltage*1	717 66		V SS 0.5	V SS   0.0	•	
Analog reference voltage*1	AVRH	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$AV_{CC} \ge AVRH,$ $AVRH \ge AV_{SS}$
Input voltage*1	$V_{\rm I}$	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$V_{\rm I} \le V_{\rm CC} + 0.3V^{*3}$
Output voltage*1	$V_{O}$	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$V_0 \le V_{CC} + 0.3V^{*3}$
Maximum Clamp Current	$I_{\text{CLAMP}}$	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	$\Sigma  I_{CLAMP} $	-	-	17	mA	Applicable to general purpose I/O pins *4
"L" level maximum output current	$I_{OL}$	-	-	15	mA	
"L" level average output current	$I_{OLAV}$	-	-	4	mA	
"L" level maximum overall output current	$\Sigma I_{OL}$	-	-	42	mA	
"L" level average overall output current	$\Sigma I_{OLAV}$	-	-	21	mA	
"H" level maximum output current	$I_{OH}$	-	-	-15	mA	
"H" level average output current	$I_{OHAV}$	-	-	-4	mA	
"H" level maximum overall output current	$\Sigma I_{OH}$	-	-	-42	mA	
"H" level average overall output current	$\Sigma I_{OHAV}$	-	-	-21	mA	
Power consumption* <sup>5</sup>	$P_D$	$T_A = +125^{\circ}C$	-	352 <sup>*6</sup>	mW	
Operating ambient temperature	$T_A$	-	-40	+125*7	°C	
Storage temperature	$T_{STG}$	-	-55	+150	°C	

<sup>\*1:</sup> This parameter is based on  $V_{SS} = AV_{SS} = 0V$ .

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

<sup>\*2:</sup>  $AV_{CC}$  and  $V_{CC}$  must be set to the same voltage. It is required that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  when the power is switched on.


<sup>\*3:</sup>  $V_I$  and  $V_O$  should not exceed  $V_{CC}$  + 0.3V.  $V_I$  should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating. Input/Output voltages of standard ports depend on  $V_{CC}$ .

<sup>\*4: •</sup> Applicable to all general purpose I/O pins (Pnn\_m).



- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
  potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may
  affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against V<sub>SS</sub>. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



\*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$  (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$  (internal power dissipation)

 $I_{CC}$  is the total core current consumption into  $V_{CC}$  as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.  $I_A$  is the analog current consumption into  $AV_{CC}$ .

- \*6: Worst case value for a package mounted on single layer PCB at specified T<sub>A</sub> without air flow.
- \*7: Write/erase to a large sector in flash memory is warranted with  $T_A \le +105$ °C.

#### <WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



### 2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0V)$ 

Parameter	Symbol		Value		Unit	Remarks	
Farameter	Symbol	Min	Тур	Max	Offic	Remarks	
Power supply	V AV	2.7	-	5.5	V		
voltage	$V_{CC}$ , $AV_{CC}$	2.0	-	5.5	V	Maintains RAM data in stop mode	
Smoothing capacitor at C pin	$C_{S}$	0.5	1.0 to 3.9	4.7	μF	$1.0\mu F$ (Allowance within $\pm$ 50%) $3.9\mu F$ (Allowance within $\pm$ 20%) Please use the ceramic capacitor or the capacitor of the frequency response of this level. The smoothing capacitor at $V_{CC}$ must use the one of a capacity value that is larger than $C_S$ .	

#### <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# 3. DC Characteristics

# (1) Current Rating

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
raiametei	Symbol	name		Min	Тур	Max	Offic	Remarks
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	25	-	mA	$T_A = +25^{\circ}C$
	$I_{CCPLL}$		Flash 0 wait	-	-	34	mA	$T_A = +105^{\circ}C$
			(CLKRC and CLKSC stopped)	-	-	35	mA	$T_A = +125^{\circ}C$
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	$T_A = +25^{\circ}C$
	I <sub>CCMAIN</sub>		Flash 0 wait	-	-	7.5	mA	$T_A = +105^{\circ}C$
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	8.5	mA	$T_A = +125$ °C
	I <sub>CCRCH</sub>	Vcc	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	1.7	ı	mA	$T_A = +25$ °C
Power supply current in Run			2MHz Flash 0 wait	-	-	5.5	mA	$T_A = +105$ °C
modes <sup>*1</sup>			(CLKMC, CLKPLL and CLKSC stopped)	-	-	6.5	mA	$T_A = +125$ °C
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC =	-	0.15	-	mA	$T_A = +25^{\circ}C$
	$I_{CCRCL}$		100kHz Flash 0 wait	-	ı	3.2	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	4.2	mA	$T_A = +125$ °C
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	$T_A = +25$ °C
	$I_{\text{CCSUB}}$		Flash 0 wait	-	-	3	mA	$T_A = +105^{\circ}C$
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4	mA	$T_A = +125^{\circ}C$



Davasastas	Comple of	Pin	Can ditions		Value		1 1 14	Damadia
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Sleep mode with CLKS1/2 = CLKP1/2 =	-	6.5	-	mA	$T_A = +25^{\circ}C$
	$I_{\text{CCSPLL}}$		32MHz (CLKRC and CLKSC	-	-	13	mA	$T_A = +105^{\circ}C$
			stopped)	-	-	14	mA	$T_A = +125$ °C
			Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	0.9	-	mA	$T_A = +25^{\circ}C$
	$I_{\text{CCSMAIN}}$		4MHz, SMCR:LPMSS = 0	-	-	4	mA	$T_A = +105$ °C
			(CLKPLL, CLKRC and CLKSC stopped)	-	ı	5	mA	$T_A = +125$ °C
	I <sub>CCSRCH</sub>	Vcc	RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)  RC Sleep mode with	-	0.5	ı	mA	$T_A = +25$ °C
Power supply current in Sleep modes*1				-	ı	3.5	mA	$T_A = +105$ °C
Sieep modes				-	-	4.5	mA	$T_A = +125$ °C
				-	0.06	ı	mA	$T_A = +25^{\circ}C$
	$I_{CCSRCL}$		CLKS1/2 = CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL	-	ı	2.7	mA	$T_A = +105$ °C
			and CLKSC stopped)	-		3.7	mA	$T_A = +125$ °C
	I <sub>CCSSUB</sub>		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL	-	0.04	-	mA	$T_A = +25^{\circ}C$
				-	-	2.5	mA	$T_A = +105$ °C
			and CLKRC stopped)	-	-	3.5	mA	$T_A = +125$ °C



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
- aramotor	Cymbol	name	Conditions	Min	Тур	Max	01110	rtomanto
			PLL Timer mode with	-	1800	2245	μΑ	$T_A = +25^{\circ}C$
	$I_{CCTPLL}$		CLKPLL = 32MHz (CLKRC	-	-	3165	μΑ	$T_A = +105^{\circ}C$
			and CLKSC stopped)	1	-	3975	μΑ	$T_A = +125$ °C
			Main Timer mode with CLKMC = 4MHz,	-	285	325	μА	$T_A = +25^{\circ}C$
	I <sub>CCTMAIN</sub>		SMCR:LPMSS = 0	-	-	1085	μА	$T_A = +105$ °C
Power			(CLKPLL, CLKRC and CLKSC stopped)	-	-	1930	μА	$T_A = +125^{\circ}C$
	I <sub>CCTRCH</sub>		RC Timer mode with CLKRC = 2MHz,	-	160	210	μА	$T_A = +25^{\circ}C$
supply current in		Vcc	SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	-	1025	μΑ	$T_A = +105^{\circ}C$
Timer modes*2				-	-	1840	μΑ	$T_A = +125$ °C
			RC Timer mode with	-	35	75	μΑ	$T_A = +25$ °C
	I <sub>CCTRCL</sub>		CLKRC = 100kHz (CLKPLL, CLKMC and	-	-	855	μΑ	$T_A = +105^{\circ}C$
			CLKSC stopped)	-	-	1640	μΑ	$T_A = +125$ °C
			Sub Timer mode with	-	25	65	μΑ	$T_A = +25$ °C
	I <sub>CCTSUB</sub>		CLKSC = 32kHz (CLKMC, CLKPLL and	-	-	830	μΑ	$T_A = +105^{\circ}C$
	CCISOD		CLKRC stopped)	-	-	1620	μΑ	$T_A = +125$ °C



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Parameter	Symbol	name	Conditions	Min	Тур	Max	Offic	INCINAINS	
Power supply				-	20	55	μΑ	$T_A = +25$ °C	
current in Stop	$I_{CCH}$		-	-	ı	825	μΑ	$T_A = +105$ °C	
mode <sup>*3</sup>				-	-	1615	μΑ	$T_A = +125$ °C	
Flash Power Down current	I <sub>CCFLASHPD</sub>		-	1	36	70	μΑ		
Power supply current for active Low	$I_{CCLVD}$	Vcc	Low voltage	-	5	-	μА	$T_A = +25$ °C	
Voltage detector*4	1CCLVD		detector enabled		-	12.5	μΑ	$T_A = +125^{\circ}C$	
Flash Write/	ī			-	12.5	1	mA	$T_A = +25$ °C	
Erase current*5	I <sub>CCFLASH</sub>		-	-	-	20	mA	$T_A = +125$ °C	

- \*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.
- \*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current. The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.
- \*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode. When Flash is not in Power-down / reset mode,  $I_{CCFLASHPD}$  must be added to the Power supply current.
- \*4: When low voltage detector is enabled, I<sub>CCLVD</sub> must be added to Power supply current.
- \*5: When Flash Write / Erase program is executed,  $I_{CCFLASH}$  must be added to Power supply current.



# (2) Pin Characteristics

Doromotor	Symbol	Pin	Conditions		Value		Unit	
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
	$V_{\mathrm{IH}}$	Port inputs	-	$V_{CC} \times 0.7$	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	▼ IH	Pnn_m	-	$V_{CC} \times 0.8$	-	V <sub>CC</sub> + 0.3	V	AUTOMOTIVE Hysteresis input
"H" level	$V_{\text{IHX0S}}$	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
input voltage	$V_{IHX0AS}$	X0A	External clock in "Oscillation mode"	$V_{CC} \times 0.8$	-	V <sub>CC</sub> + 0.3	V	
voitage	$V_{IHR}$	RSTX	-	$V_{CC} \times 0.8$	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	$V_{\text{IHM}}$	MD	-	V <sub>CC</sub> - 0.3	-	V <sub>CC</sub> + 0.3	V	CMOS Hysteresis input
	$V_{\mathrm{IHD}}$	DEBUG I/F	-	2.0	-	V <sub>CC</sub> + 0.3	V	TTL Input
	V	Port	-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.3$	V	CMOS Hysteresis input
	$V_{IL}$	inputs Pnn_m	-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.5$	V	AUTOMOTIVE Hysteresis input
"L" level	$V_{\rm ILX0S}$	X0	External clock in "Fast Clock Input mode"	$V_{SS}$	-	VD × 0.2	V	VD=1.8V±0.15V
input voltage	$V_{\text{ILX0AS}}$	X0A	External clock in "Oscillation mode"	V <sub>SS</sub> - 0.3	-	$\begin{array}{c} V_{CC} \\ \times \ 0.2 \end{array}$	V	
voitage	$V_{ILR}$	RSTX	-	V <sub>SS</sub> - 0.3	-	$V_{CC} \times 0.2$	V	CMOS Hysteresis input
	V <sub>ILM</sub>	MD	-	V <sub>SS</sub> - 0.3	-	V <sub>SS</sub> + 0.3	V	CMOS Hysteresis input
	$V_{\rm ILD}$	DEBUG I/F	-	V <sub>SS</sub> - 0.3	-	0.8	V	TTL Input




Davamatav	C) made al	Pin	Canditions		Value		1 1 1 1 1	Damarka
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	$V_{\mathrm{OH4}}$	4mA type	$\begin{array}{c} 4.5 \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ \text{I}_{\text{OH}} = \text{-}4 \text{mA} \\ \\ 2.7 \text{V} \leq \text{V}_{\text{CC}} < 4.5 \text{V} \\ \text{I}_{\text{OH}} = \text{-}1.5 \text{mA} \end{array}$	V <sub>CC</sub> - 0.5	-	$V_{CC}$	V	
output voltage	$V_{\mathrm{OH3}}$	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V <sub>CC</sub> - 0.5	-	$V_{CC}$	V	
"L" level	V <sub>OL4</sub>	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$	_	-	0.4	V	
output voltage	V <sub>OL3</sub>	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V <sub>OLD</sub>	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25 \text{mA}$	0	-	0.25	V	
Input leak current	${ m I}_{ m IL}$	Pnn_m	$egin{aligned} V_{SS} &< V_I < V_{CC} \ AV_{SS} &< V_I < \ AV_{CC}, AVRH \end{aligned}$	- 1	-	+ 1	μΑ	
Pull-up resistance value	$R_{PU}$	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	$C_{ m IN}$	Other than C, Vcc, Vss, AVcc, AVss, AVRH	-	-	5	15	pF	




### 4. AC Characteristics

## (1) Main Clock Input Characteristics

Parameter	Symbol	Pin		Value	, 55	Unit	Remarks
Farameter	Syllibol	name	Min	Тур	Max	Offic	Nemaiks
			4	1	8	MHz	When using a crystal oscillator, PLL off
Input frequency	$f_{\mathrm{C}}$	X0, X1	ı	ı	8	MHz	When using an opposite phase external clock, PLL off
			4	1	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on
Input for grown are	t.	V0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
Input frequency	$f_{ m FCI}$	X0	4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Input clock cycle	t <sub>CYLH</sub>	-	125	-	-	ns	
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	-	55	-	-	ns	









## (2) Sub Clock Input Characteristics

Parameter	Symbol	Pin	Conditions		Value	11,22	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Тур	Max	Ullit	Remarks
		X0A,	-	ı	32.768	1	kHz	When using an oscillation circuit
Input frequency	$ m f_{CL}$	X1A	-	ı	ı	100	kHz	When using an opposite phase external clock
		X0A	-	-	1	50	kHz	When using a single phase external clock
Input clock cycle	$t_{CYLL}$	-	-	10	-	1	μs	
Input clock pulse width	-	-	$P_{WH}/t_{CYLL}, \\ P_{WL}/t_{CYLL}$	30	-	70	%	







### (3) Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C})$ 

Parameter	Symbol	\ CC	Value		Unit	Remarks
Farameter	Syllibol	Min	Тур	Max	Offic	Remarks
Clock fraguency	t.	50	100	200	kHz	When using slow frequency of RC oscillator
Clock frequency	$f_{RC}$	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization		80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
time	t <sub>RCSTAB</sub>	64	128	256	μs	When using fast frequency of RC oscillator (256 RC clock cycles)

## (4) Internal Clock Timing


Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Max	Ullil
Internal System clock frequency (CLKS1 and CLKS2)	$f_{CLKS1}, f_{CLKS2}$	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	$f_{CLKB}, f_{CLKP1}$	-	32	MHz
Internal peripheral clock frequency (CLKP2)	$ m f_{CLKP2}$	-	32	MHz



### (5) Operating Conditions of PLL


 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$ 

Parameter	Symbol		Value	)	Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Offic		
PLL oscillation stabilization wait time	t <sub>LOCK</sub>	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	$f_{PLLI}$	4	-	8	MHz		
PLL oscillation clock frequency	$f_{CLKVCO}$	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t <sub>PSKEW</sub>	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	



### (6) Reset Input


Parameter	Symbol	/mbol Pin name		Value		
i arameter	Symbol	1 III Hairie	Min	Max	Unit	
Reset input time	4	t <sub>RSTL</sub> RSTX	10	-	μs	
Rejection of reset input time	$\iota_{ m RSTL}$		1	-	μs	





### (7) Power-on Reset Timing

Doromotor	Cymbol	Din nomo		Value	.3 , - <u>A</u>	Unit
Parameter Symbol	Symbol	Pin name	Min	Тур	Max	Onit
Power on rise time	$t_R$	Vcc	0.05	-	30	ms
Power off time	t <sub>OFF</sub>	Vcc	1	-	-	ms





### (8) USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, C_L = 50 \text{pF})$ 

	Cumbal	Pin	Pin name Conditions		<sub>CC</sub> < 5.5V	$2.7V \leq V_{C}$	1 10:4	
Parameter	Symbol	name			Max	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCKn		$4t_{CLKP1}$	-	$4t_{CLKP1}$	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{\rm SLOVI}$	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \rightarrow SCK \uparrow delay time$	t <sub>OVSHI</sub>	SCKn, SOTn	Internal shift clock mode	$N \times t_{CLKP1} - 20^*$	1	$N \times t_{CLKP1}$ $-30^*$	1	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHI</sub>	SCKn, SINn	clock mode	t <sub>CLKP1</sub> + 45	1	t <sub>CLKP1</sub> + 55	1	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKn, SINn		0	-	0	1	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn		t <sub>CLKP1</sub> + 10	1	t <sub>CLKP1</sub> + 10	1	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVE</sub>	SCKn, SOTn	External shift	-	2t <sub>CLKP1</sub> + 45	-	2t <sub>CLKP1</sub> + 55	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHE</sub>	SCKn, SINn	clock mode	t <sub>CLKP1</sub> /2 + 10	1	t <sub>CLKP1</sub> /2 + 10	1	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKn, SINn		t <sub>CLKP1</sub> + 10	-	t <sub>CLKP1</sub> + 10	-	ns
SCK fall time	$t_{\mathrm{F}}$	SCKn		-	20	-	20	ns
SCK rise time	$t_R$	SCKn		-	20	-	20	ns


Notes:


- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t<sub>CLKP1</sub> indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn\_R is not guaranteed.
- \*: Parameter N depends on t<sub>SCYC</sub> and can be calculated as follows:
  - If  $t_{SCYC} = 2 \times k \times t_{CLKP1}$ , then N = k, where k is an integer > 2
  - If  $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$ , then N = k + 1, where k is an integer > 1

## Examples:

t <sub>scyc</sub>	N
$4 \times t_{CLKP1}$	2
$5 \times t_{\text{CLKP1}}, 6 \times t_{\text{CLKP1}}$	3
$7 \times t_{\text{CLKP1}}, 8 \times t_{\text{CLKP1}}$	4










### (9) External Input Timing

Parameter	Symbol	Pin name	Value	55	Unit	Remarks			
Parameter	Symbol	Pili liallie	Min	Max	Unit	Remarks			
					Pnn_m				General Purpose I/O
		ADTG_R							A/D Converter trigger input
		TINn				Reload Timer			
		TTGn	2t <sub>CLKP1</sub> +200			PPG trigger input			
		FRCKn	$(t_{\text{CLKP1}} = 1/f_{\text{CLKP1}})^*$	-	ns	Free-Running Timer input clock			
Input pulse width	t <sub>INH</sub> ,	INn				Input Capture			
	$t_{ m INL}$	AINn,				Quadrature			
		BINn,				Position/Revolution			
		ZINn				Counter			
		INTn, INTn_R, INTn_R1	200		ne	External Interrupt			
		NMI_R	200	-	ns	Non-Maskable Interrupt			

<sup>\*:</sup> t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.






# (10) I<sup>2</sup>C Timing

Parameter	Symbol	Symbol Conditions		Typical mode		High-speed mode* <sup>4</sup>	
			Min	Min Max		Max	
SCL clock frequency	$f_{SCL}$		0	100	0	400	kHz
(Repeated) START condition							
hold time	$t_{HDSTA}$		4.0	-	0.6	-	μs
$SDA \downarrow \rightarrow SCL \downarrow$							
SCL clock "L" width	$t_{LOW}$		4.7	-	1.3	-	μs
SCL clock "H" width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs
(Repeated) START condition							
setup time	$t_{SUSTA}$	$C_{L} = 50pF,$ $R = (Vp/I_{OL})^{*1}$	4.7		0.6	-	μs
$SCL \uparrow \rightarrow SDA \downarrow$							
Data hold time	t	$R = (Vp/I_{OL})^{*1}$	0	3.45* <sup>2</sup>	0	$0.9*^3$	μs
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HDDAT</sub>		U	3.73	U	0.7	μδ
Data setup time	$t_{ m SUDAT}$	t	250	_	100	_	ns
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAT		230		100		113
STOP condition setup time	t <sub>SUSTO</sub>		4.0	_	0.6	_	μs
$SCL \uparrow \rightarrow SDA \uparrow$	SUSTO		7.0		0.0		μδ
Bus free time between							
"STOP condition" and	$t_{ m BUS}$		4.7	-	1.3	-	μs
"START condition"							
Pulse width of spikes which				(1-1.5) ×		(1-1.5) ×	
will be suppressed by input	$t_{\mathrm{SP}}$	-	0	$t_{\text{CLKP1}}^{*5}$	0	$t_{\text{CLKP1}}^{*5}$	ns
noise filter				-CLKP1		-CLKP1	

<sup>\*1:</sup> R and  $C_L$  represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and  $I_{OL}$  indicates  $V_{OL}$  guaranteed current.

<sup>\*5:</sup> t<sub>CLKP1</sub> indicates the peripheral clock1 (CLKP1) cycle time.



<sup>\*2:</sup> The maximum  $t_{HDDAT}$  only has to be met if the device does not extend the "L" width  $(t_{LOW})$  of the SCL signal.

<sup>\*3:</sup> A high-speed mode  $I^2C$  bus device can be used on a standard mode  $I^2C$  bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250 ns$ ".

<sup>\*4:</sup> For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



## 5. A/D Converter

# (1) Electrical Characteristics for the A/D Converter

D	0	Pin		Value				
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	-	10	bit		
Total error	-	-	- 3.0	-	+ 3.0	LSB		
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB		
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB		
Zero transition voltage	V <sub>OT</sub>	ANn	Typ - 20	AV <sub>SS</sub> + 0.5LSB	Typ + 20	mV		
Full scale transition voltage	$V_{FST}$	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV		
Compare time*	_	_	1.0	-	5.0	μs	$4.5V \le AV_{CC} \le 5.5V$	
Compare time	-	-	2.2	-	8.0	μs	$2.7V \le AV_{CC} < 4.5V$	
Sampling time*	_		0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$	
Sampling time	-	-	1.2	-	-	μs	$2.7V \le AV_{CC} < 4.5V$	
Power supply	$I_A$		-	2.0	3.1	mA	A/D Converter active	
current	$I_{AH}$	$AV_{CC}$	-	-	3.3	μΑ	A/D Converter not operated	
Reference power supply current	$I_R$	AVRH	-	520	810	μΑ	A/D Converter active	
(between AVRH and AV <sub>SS</sub> )	$I_{RH}$	AVKH	-	-	1.0	μΑ	A/D Converter not operated	
Analog input capacity	$C_{VIN}$	ANn	-	-	15.6	pF		
Analaa immadanaa	р	A NIm	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$	
Analog impedance	$R_{VIN}$	ANn	-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$	
Analog port input current (during conversion)	I <sub>AIN</sub>	ANn	- 0.3	-	+ 0.3	μΑ	$\begin{array}{l} {\rm AV_{SS} < V_{AIN} <} \\ {\rm AV_{CC},  AVRH} \end{array}$	
Analog input voltage	V <sub>AIN</sub>	ANn	$AV_{SS}$	-	AVRH	V		
Reference voltage range	-	AVRH	AV <sub>CC</sub> - 0.1	-	$AV_{CC}$	V		
Variation between channels	-	ANn	-	-	4.0	LSB		


<sup>\*:</sup> Time for each channel.



### (2) Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance  $R_{\text{ext}}$ , the board capacitance of the A/D converter input pin  $C_{\text{ext}}$  and the AV $_{\text{CC}}$  voltage level. The following replacement model can be used for the calculation:



R<sub>ext</sub>: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C<sub>VIN</sub>: Analog input capacity (I/O, analog switch and ADC are contained)

R<sub>VIN</sub>: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:  $Tsamp = 7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$ 

- Do not select a sampling time below the absolute minimum permitted value. (0.5 $\mu$ s for 4.5V  $\leq$  AV<sub>CC</sub>  $\leq$  5.5V, 1.2 $\mu$ s for 2.7V  $\leq$  AV<sub>CC</sub> < 4.5V)
- If the sampling time cannot be sufficient, connect a capacitor of about  $0.1\mu F$  to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AV<sub>SS</sub>| becomes smaller.



### (3) Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects

the zero transition point (0b00000000000  $\longleftrightarrow$  0b000000001) to the full-scale

transition point (0b11111111110  $\leftarrow \rightarrow$  0b1111111111).

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to


change the output code by 1LSB.

•Total error : Difference between the actual value and the theoretical value. The total error

includes zero transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage: Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.



Nonlinearity error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]


Differential nonlinearity error of digital output N = 
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.

 $V_{OT}$ : Voltage at which the digital output changes from 0x000 to 0x001.  $V_{FST}$ : Voltage at which the digital output changes from 0x3FE to 0x3FF.  $V_{NT}$ : Voltage at which the digital output changes from 0x(N - 1) to 0xN.





1LSB (Ideal value) = 
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]

Total error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + 0.5LSB\}}{1LSB}$$

N : A/D converter digital output value.

 $V_{NT}$ : Voltage at which the digital output changes from 0x(N + 1) to 0xN.

 $V_{OT}$  (Ideal value) =  $AV_{SS} + 0.5LSB[V]$  $V_{FST}$  (Ideal value) = AVRH - 1.5LSB[V]




### 6. Low Voltage Detection Function Characteristics


Doromotor		Conditions		Unit		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	$V_{\mathrm{DL0}}$	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V
	$V_{\mathrm{DL1}}$	$CILCR:LVL = 0001_{B}$	2.79	3.00	3.21	V
	$V_{\mathrm{DL2}}$	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V
Detected voltage*1	$V_{DL3}$	$CILCR:LVL = 0011_B$	3.26	3.50	3.74	V
	$V_{\mathrm{DL4}}$	$CILCR:LVL = 0100_B$	3.45	3.70	3.95	V
	$V_{DL5}$	$CILCR:LVL = 0111_B$	3.73	4.00	4.27	V
	$V_{\mathrm{DL6}}$	$CILCR:LVL = 1001_B$	3.91	4.20	4.49	V
Power supply voltage change rate *2	dV/dt	-	- 0.004	-	+ 0.004	V/µs
Hystomosis width	V	CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	Hysteresis width $V_{HYS}$		80	100	120	mV
Stabilization time	$T_{LVDSTAB}$	-	-	-	75	μs
Detection delay time	$t_{\rm d}$	-	-	-	30	μs


<sup>\*1:</sup> If the power supply voltage fluctuates within the time less than the detection delay time (t<sub>d</sub>), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

<sup>\*2:</sup> In order to perform the low voltage detection at the detection voltage (V<sub>DLX</sub>), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











### 7. Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$ 

Parameter		Conditions		Value	9	Unit	Remarks	
Faiai	netei	Conditions	Min	Тур	Max	O III	Remarks	
	Large Sector	T <sub>A</sub> ≤+105°C	-	1.6	7.5	S		
Sector erase time	Small Sector	-	-	0.4	2.1	S	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	S		
Word (16-bit)	Large Sector	T <sub>A</sub> ≤+ 105°C	-	25	400	μs	Not including system-level overhead	
write time	Small Sector	-	-	25	400	μs	time.	
Chip erase time		T <sub>A</sub> ≤+ 105°C	-	5.11	25.05	S	Includes write time prior to internal erase.	

Note: While the Flash memory is written or erased, shutdown of the external power  $(V_{CC})$  is prohibited. In the application system where the external power  $(V_{CC})$  might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage  $(-0.004 V/\mu s \text{ to } +0.004 V/\mu s)$  after the external power falls below the detection voltage  $(V_{DLX})^{*1}$ .

#### Write/Erase cycles and data hold time

Write/Erase cycles	Data hold time
(cycle)	(year)
1,000	20 *2
10,000	10 *2
100,000	5 *2

<sup>\*1:</sup> See "6. Low Voltage Detection Function Characteristics".

56


<sup>\*2:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at  $+85^{\circ}$ C).




### **■ EXAMPLE CHARACTERISTICS**

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


### • MB96F625
















Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz
bicep mode		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz
		Regulator in High Power Mode,
		(CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz
		Regulator in Low Power Mode,
		(CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz
		(System clocks are stopped in this mode)
		Regulator in High Power Mode,
	26:	FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz
		(System clocks are stopped in this mode) Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz
	RC Clock last	(System clocks are stopped in this mode)
		Regulator in High Power Mode,
		FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz
	The clock sig w	(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz
		(System clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode)
		Regulator in Low Power Mode,
		FLASH in Power-down / reset mode



## ■ ORDERING INFORMATION

### MCU with CAN controller

Part number	Flash memory	Package*
MB96F622RBPMC-GSE1		CA min plantic LOED
MB96F622RBPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)
MB96F622RBPMC-GTE1	Flash A	(1.1.1-041-14123)
MB96F622RBPMC1-GSE1	(64.5KB)	64 min mlastic I OED
MB96F622RBPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)
MB96F622RBPMC1-GTE1		(11 1-041 -1/124)
MB96F623RBPMC-GSE1		64 min mlastic I OED
MB96F623RBPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)
MB96F623RBPMC-GTE1	Flash A	(11 1-041 -1/123)
MB96F623RBPMC1-GSE1	(96.5KB)	64 min mlastic I OED
MB96F623RBPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)
MB96F623RBPMC1-GTE1		(11 1-041 -1/124)
MB96F625RBPMC-GSE1	]	64 pin plastic I OED
MB96F625RBPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)
MB96F625RBPMC-GTE1	Flash A	(11 1-041 -WI23)
MB96F625RBPMC1-GSE1	(160.5KB)	64 min mlastic LOED
MB96F625RBPMC1-GSE2		64-pin plastic LQFP (FPT-64P-M24)
MB96F625RBPMC1-GTE1		(11 1-041-11/124)

<sup>\*:</sup> For details about package, see "

PACKAGE DIMENSION".


### MCU without CAN controller


Part number	Flash memory	Package*	
MB96F622ABPMC-GSE1		CA min plantin LOED	
MB96F622ABPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)	
MB96F622ABPMC-GTE1	Flash A		
MB96F622ABPMC1-GSE1	(64.5KB)	64-pin plastic LQFP (FPT-64P-M24)	
MB96F622ABPMC1-GSE2			
MB96F622ABPMC1-GTE1			
MB96F623ABPMC-GSE1		64-pin plastic LQFP (FPT-64P-M23)	
MB96F623ABPMC-GSE2			
MB96F623ABPMC-GTE1	Flash A		
MB96F623ABPMC1-GSE1	(96.5KB)	64-pin plastic LQFP (FPT-64P-M24)	
MB96F623ABPMC1-GSE2			
MB96F623ABPMC1-GTE1			
MB96F625ABPMC-GSE1		64 pin plactic I OED	
MB96F625ABPMC-GSE2		64-pin plastic LQFP (FPT-64P-M23)	
MB96F625ABPMC-GTE1	Flash A		
MB96F625ABPMC1-GSE1	(160.5KB)	64-pin plastic LQFP (FPT-64P-M24)	
MB96F625ABPMC1-GSE2			
MB96F625ABPMC1-GTE1			

<sup>\*:</sup> For details about package, see "■PACKAGE DIMENSION".



#### ■ PACKAGE DIMENSION






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/



64-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-64P-M24)	Code (Reference)	P-LFQFP64-10×10-0.50



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/



**■** Major Changes

Page	Section	Change Results
Revision 2.0	)	
4	■FEATURES	Changed the description of "External Interrupts"  Interrupt mask and pending bit per channel  →  Interrupt model bit per channel
25 to 28	■HANDLING PRECAUTIONS	Interrupt mask bit per channel Added a section
36	■ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current Rating	Changed the Conditions for $I_{CCSRCH}$ CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz, $\rightarrow$ CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, Changed the Conditions for $I_{CCSRCL}$ CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz $\rightarrow$
37		CLKS1/2 = CLKP1/2 = CLKRC = 100kHz  Changed the Conditions for I <sub>CCTPLL</sub> PLL Timer mode with CLKP1 = 32MHz  → PLL Timer mode with CLKPLL = 32MHz  Changed the Value of "Power supply current in Timer modes" I <sub>CCTPLL</sub> Typ: 2480µA → 1800µA (T <sub>A</sub> = +25°C) Max: 2710µA → 2245µA (T <sub>A</sub> = +25°C) Max: 3985µA → 3165µA (T <sub>A</sub> = +105°C) Max: 4830µA → 3975µA (T <sub>A</sub> = +125°C)  Changed the Conditions for I <sub>CCTRCL</sub> RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)  → RC Timer mode with CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC stopped)  Changed the annotation *2 Power supply for "On Chip Debugger" part is not included.
38		Power supply current in Run mode does not include Flash Write / Erase current.  → The current for "On Chip Debugger" part is not included.
49	4. AC Characteristics (10) I <sup>2</sup> C timing	Added parameter, "Noise filter" and an annotation *5 for it Added $t_{SP}$ to the figure
51	5. A/D Converter (2) Accuracy and Setting of the A/D Converter Sampling Time	Deleted the unit "[Min]" from approximation formula of Sampling time
56	7. Flash Memory Write/Erase Characteristics	$\begin{array}{c} \text{Changed the condition} \\ (V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD = 1.8V \pm 0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}) \\ \rightarrow \\ (V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}) \end{array}$
56	■ELECTRICAL CHARACTERISTICS 7. Flash Memory Write/Erase Characteristics	Changed the Note While the Flash memory is written or erased, shutdown of the external power ( $V_{CC}$ ) is prohibited. In the application system where the external power ( $V_{CC}$ ) might be shut down while writing, be sure to turn the power off by using an external voltage detector.  While the Flash memory is written or erased, shutdown of the external power ( $V_{CC}$ ) is prohibited. In the application system where the external power ( $V_{CC}$ ) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.



## DataSheet

Page	Section	Change Results	
60	■ORDERING INFORMATION	Deleted the Part number MCU with CAN controller MB96F622RBPMC-GTE2 MB96F622RBPMC1-GTE2 MB96F623RBPMC1-GTE2 MB96F623RBPMC1-GTE2 MB96F625RBPMC1-GTE2 MB96F625RBPMC1-GTE2 MCU without CAN controller MB96F622ABPMC-GTE2 MB96F622ABPMC1-GTE2 MB96F623ABPMC1-GTE2 MB96F623ABPMC1-GTE2	
		MB96F623ABPMC1-GTE2 MB96F625ABPMC-GTE2 MB96F625ABPMC1-GTE2	
Revision 2.1	Revision 2.1		
-	-	Company name and layout design change	





#### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2011-2014 Spansion Inc. All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse<sup>TM</sup>, ORNAND<sup>TM</sup> and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.



Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331