

# Blackfin Embedded Processor

ADSP-BF592

### **FEATURES**

Up to 400 MHz high performance Blackfin processor
Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
40-bit shifter

RISC-like register and instruction model for ease of programming and compiler-friendly support

Advanced debug, trace, and performance monitoring Accepts a wide range of supply voltages for internal and I/O

operations, see Operating Conditions on Page 15

Off-chip voltage regulator interface

64-lead (9 mm × 9 mm) LFCSP package

#### **MEMORY**

68K bytes of core-accessible memory

(See Table 1 on Page 3 for L1 and L3 memory size details) 64K byte L1 instruction ROM

Flexible booting options from internal L1 ROM and SPI memory or from host devices including SPI, PPI, and UART Memory management unit providing memory protection

#### **PERIPHERALS**

Four 32-bit timers/counters, three with PWM support

- 2 dual-channel, full-duplex synchronous serial ports (SPORT), supporting eight stereo I<sup>2</sup>S channels
- 2 serial peripheral interface (SPI) compatible ports
- 1 UART with IrDA support

Parallel peripheral interface (PPI), supporting ITU-R 656 video data formats

- 2-wire interface (TWI) controller
- 9 peripheral DMAs
- 2 memory-to-memory DMA channels

**Event handler with 28 interrupt inputs** 

32 general-purpose I/Os (GPIOs), with programmable hysteresis

Debug/JTAG interface

On-chip PLL capable of frequency multiplication




Figure 1. Processor Block Diagram

Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.

#### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features	1
Memory	1
Peripherals	1
General Description	3
Portable Low Power Architecture	3
System Integration	3
Blackfin Processor Core	3
Memory Architecture	5
Event Handling	5
DMA Controllers	6
Processor Peripherals	6
Dynamic Power Management	8
Voltage Regulation	9
Clock Signals	9
Booting Modes	11
Instruction Set Description	12
Development Tools	12
Designing an Emulator-Compatible Processor Board (Target)	12

Related Documents
Related Signal Chains
Signal Descriptions
Specifications
Operating Conditions
Electrical Characteristics
Absolute Maximum Ratings
ESD Sensitivity
Package Information
Timing Specifications
Output Drive Currents
Test Conditions
Environmental Conditions
64-Lead LFCSP Lead Assignment
Outline Dimensions
Automotive Products
Ordering Guide

### **REVISION HISTORY**

### Rev. 0 to Rev. A

Added 200 MHz model to Electrical Characteristics	17
Added 200 MHz model to Ordering Guide	43

## **GENERAL DESCRIPTION**

The ADSP-BF592 processor is a member of the Blackfin® family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture.

The ADSP-BF592 processor is completely code compatible with other Blackfin processors. The ADSP-BF592 processor offers performance up to 400 MHz and reduced static power consumption. The processor features are shown in Table 1.

**Table 1. Processor Features** 

Feature	ADSP-BF592
Timer/Counters with PWM	3
SPORTs	2
SPIs	2
UART	1
Parallel Peripheral Interface	1
TWI	1
GPIOs	32
୍ପ୍ର L1 Instruction SRAM	32K
£ L1 Instruction ROM	64K
E1 Instruction SRAM  L1 Instruction ROM  L1 Data SRAM  L1 Scratchpad SRAM  L3 Boot ROM	32K
E L1 Scratchpad SRAM	4K
≚ L3 Boot ROM	4K
Maximum Instruction Rate <sup>1</sup>	400 MHz
Maximum System Clock Speed	100 MHz
Package Options	64-Lead LFCSP

<sup>&</sup>lt;sup>1</sup> Maximum instruction rate is not available with every possible SCLK selection.

By integrating a rich set of industry-leading system peripherals and memory, Blackfin processors are the platform of choice for next-generation applications that require RISC-like programmability, multimedia support, and leading-edge signal processing in one integrated package.

### PORTABLE LOW POWER ARCHITECTURE

Blackfin processors provide world-class power management and performance. They are produced with a low power and low voltage design methodology and feature on-chip dynamic power management, which provides the ability to vary both the voltage and frequency of operation to significantly lower overall power consumption. This capability can result in a substantial reduction in power consumption, compared with just varying the frequency of operation. This allows longer battery life for portable appliances.

head looping. The architecture is fully interlocked, meaning that the programmer need not manage the pipeline when executing

### **SYSTEM INTEGRATION**

The ADSP-BF592 processor is a highly integrated system-on-achip solution for the next generation of digital communication and consumer multimedia applications. By combining industry standard interfaces with a high performance signal processing core, cost-effective applications can be developed quickly, without the need for costly external components. The system peripherals include a watchdog timer; three 32-bit timers/counters with PWM support; two dual-channel, full-duplex synchronous serial ports (SPORTs); two serial peripheral interface (SPI) compatible ports; one UART® with IrDA support; a parallel peripheral interface (PPI); and a 2-wire interface (TWI) controller.

### **BLACKFIN PROCESSOR CORE**

As shown in Figure 2, the Blackfin processor core contains two 16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, four video ALUs, and a 40-bit shifter. The computation units process 8-, 16-, or 32-bit data from the register file.

The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant fields.

Each MAC can perform a 16-bit by 16-bit multiply in each cycle, accumulating the results into the 40-bit accumulators. Signed and unsigned formats, rounding, and saturation are supported.

The ALUs perform a traditional set of arithmetic and logical operations on 16-bit or 32-bit data. In addition, many special instructions are included to accelerate various signal processing tasks. These include bit operations such as field extract and population count, modulo  $2^{32}$  multiply, divide primitives, saturation and rounding, and sign/exponent detection. The set of video instructions includes byte alignment and packing operations, 16-bit and 8-bit adds with clipping, 8-bit average operations, and 8-bit subtract/absolute value/accumulate (SAA) operations. The compare/select and vector search instructions are also provided.

For certain instructions, two 16-bit ALU operations can be performed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register). If the second ALU is used, quad 16-bit operations are possible.

The 40-bit shifter can perform shifts and rotates and is used to support normalization, field extract, and field deposit instructions.

The program sequencer controls the flow of instruction execution, including instruction alignment and decoding. For program flow control, the sequencer supports PC relative and indirect conditional jumps (with static branch prediction) and subroutine calls. Hardware is provided to support zero over instructions with data dependencies.

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory. It contains a multiported register file consisting of four sets of 32-bit index, modify, length, and base registers (for circular buffering) and eight additional 32-bit pointer registers (for C-style indexed stack manipulation).

Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, the instruction memory holds instructions only. Data memory holds data, and a dedicated scratchpad data memory stores stack and local variable information.

Multiple L1 memory blocks are provided. The memory management unit (MMU) provides memory protection for individual tasks that may be operating on the core and can protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

The Blackfin processor instruction set has been optimized so that 16-bit opcodes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit opcodes, representing fully featured multifunction instructions. Blackfin processors support a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin processor assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the C/C++ compiler, resulting in fast and efficient software implementations.




Figure 2. Blackfin Processor Core

### **MEMORY ARCHITECTURE**

The Blackfin processor views memory as a single unified 4G byte address space, using 32-bit addresses. All resources, including internal memory and I/O control registers, occupy separate sections of this common address space. See Figure 3.

The core-accessible L1 memory system is high performance internal memory that operates at the core clock frequency. The external bus interface unit (EBIU) provides access to the boot ROM

The memory DMA controller provides high bandwidth datamovement capability. It can perform block transfers of code or data between the L1 Instruction SRAM and L1 Data SRAM memory spaces.




Figure 3. Internal/External Memory Map

### Internal (Core-Accessible) Memory

The processor has three blocks of core-accessible memory, providing high bandwidth access to the core.

The first block is the L1 instruction memory, consisting of 32K bytes SRAM. This memory is accessed at full processor speed.

The second core-accessible memory block is the L1 data memory, consisting of 32K bytes. This memory block is accessed at full processor speed.

The third memory block is a 4K byte L1 scratchpad SRAM, which runs at the same speed as the other L1 memories.

### L1 Utility ROM

The L1 instruction ROM contains utility ROM code. This includes the TMK (VDK core), C run-time libraries, and DSP libraries. See the VisualDSP++ documentation for more information.

### **Custom ROM (Optional)**

The on-chip L1 Instruction ROM on the ADSP-BF592 may be customized to contain user code with the following features:

- 64K bytes of L1 Instruction ROM available for custom code
- Ability to restrict access to all or specific segments of the on-chip ROM

Customers wishing to customize the on-chip ROM for their own application needs should contact ADI sales for more information on terms and conditions and details on the technical implementation.

### I/O Memory Space

The processor does not define a separate I/O space. All resources are mapped through the flat 32-bit address space. On-chip I/O devices have their control registers mapped into memory-mapped registers (MMRs) at addresses near the top of the 4G byte address space. These are separated into two smaller blocks, one which contains the control MMRs for all core functions, and the other which contains the registers needed for setup and control of the on-chip peripherals outside of the core. The MMRs are accessible only in supervisor mode and appear as reserved space to on-chip peripherals.

### **Booting from ROM**

The processor contains a small on-chip boot kernel, which configures the appropriate peripheral for booting. If the processor is configured to boot from boot ROM memory space, the processor starts executing from the on-chip boot ROM. For more information, see Booting Modes on Page 11.

#### **EVENT HANDLING**

The event controller on the processor handles all asynchronous and synchronous events to the processor. The processor provides event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Prioritization ensures that servicing of a higher-priority event takes precedence over servicing of a lower-priority event. The controller provides support for five different types of events:

- Emulation An emulation event causes the processor to enter emulation mode, allowing command and control of the processor via the JTAG interface.
- RESET This event resets the processor.
- Nonmaskable Interrupt (NMI) The NMI event can be generated by the software watchdog timer or by the NMI input signal to the processor. The NMI event is frequently used as a power-down indicator to initiate an orderly shutdown of the system.

- Exceptions Events that occur synchronously to program flow (in other words, the exception is taken before the instruction is allowed to complete). Conditions such as data alignment violations and undefined instructions cause exceptions.
- Interrupts Events that occur asynchronously to program flow. They are caused by input signals, timers, and other peripherals, as well as by an explicit software instruction.

Each event type has an associated register to hold the return address and an associated return-from-event instruction. When an event is triggered, the state of the processor is saved on the supervisor stack.

The processor event controller consists of two stages: the core event controller (CEC) and the system interrupt controller (SIC). The core event controller works with the system interrupt controller to prioritize and control all system events. Conceptually, interrupts from the peripherals enter into the SIC and are then routed directly into the general-purpose interrupts of the CEC.

### **Core Event Controller (CEC)**

The CEC supports nine general-purpose interrupts (IVG15–7), in addition to the dedicated interrupt and exception events. Of these general-purpose interrupts, the two lowest priority interrupts (IVG15–14) are recommended to be reserved for software interrupt handlers, leaving seven prioritized interrupt inputs to support the peripherals of the processor. The inputs to the CEC, their names in the event vector table (EVT), and their priorities are described in the *ADSP-BF59x Blackfin Processor Hardware Reference*, "System Interrupts" chapter.

### System Interrupt Controller (SIC)

The system interrupt controller provides the mapping and routing of events from the many peripheral interrupt sources to the prioritized general-purpose interrupt inputs of the CEC. Although the processor provides a default mapping, the user can alter the mappings and priorities of interrupt events by writing the appropriate values into the interrupt assignment registers (SIC\_IARx). The inputs into the SIC and the default mappings into the CEC are described in the *ADSP-BF59x Black-fin Processor Hardware Reference*, "System Interrupts" chapter.

The SIC allows further control of event processing by providing three pairs of 32-bit interrupt control and status registers. Each register contains a bit, corresponding to each peripheral interrupt event. For more information, see the *ADSP-BF59x Blackfin Processor Hardware Reference*, "System Interrupts" chapter.

### **DMA CONTROLLERS**

The processor has multiple, independent DMA channels that support automated data transfers with minimal overhead for the processor core. DMA transfers can occur between the processor's internal memories and any of its DMA-capable peripherals. DMA-capable peripherals include the SPORTs, SPI ports, UART, and PPI. Each individual DMA-capable peripheral has at least one dedicated DMA channel.

The processor DMA controller supports both one-dimensional (1-D) and two-dimensional (2-D) DMA transfers. DMA transfer initialization can be implemented from registers or from sets of parameters called descriptor blocks.

The 2-D DMA capability supports arbitrary row and column sizes up to 64K elements by 64K elements, and arbitrary row and column step sizes up to  $\pm 32$ K elements. Furthermore, the column step size can be less than the row step size, allowing implementation of interleaved data streams. This feature is especially useful in video applications where data can be deinterleaved on the fly.

Examples of DMA types supported by the processor DMA controller include:

- A single, linear buffer that stops upon completion
- A circular, auto-refreshing buffer that interrupts on each full or fractionally full buffer
- 1-D or 2-D DMA using a linked list of descriptors
- 2-D DMA using an array of descriptors, specifying only the base DMA address within a common page

In addition to the dedicated peripheral DMA channels, there are two memory DMA channels, which are provided for transfers between the various memories of the processor system with minimal processor intervention. Memory DMA transfers can be controlled by a very flexible descriptor-based methodology or by a standard register-based autobuffer mechanism.

### **PROCESSOR PERIPHERALS**

The ADSP-BF592 processor contains a rich set of peripherals connected to the core via several high bandwidth buses, providing flexibility in system configuration, as well as excellent overall system performance (see Figure 1). The processor also contains dedicated communication modules and high speed serial and parallel ports, an interrupt controller for flexible management of interrupts from the on-chip peripherals or external sources, and power management control functions to tailor the performance and power characteristics of the processor and system to many application scenarios.

The SPORTs, SPIs, UART, and PPI peripherals are supported by a flexible DMA structure. There are also separate memory DMA channels dedicated to data transfers between the processor's various memory spaces, including boot ROM. Multiple on-chip buses running at up to 100 MHz provide enough bandwidth to keep the processor core running along with activity on all of the on-chip and external peripherals.

The ADSP-BF592 processor includes an interface to an off-chip voltage regulator in support of the processor's dynamic power management capability.

### **Watchdog Timer**

The processor includes a 32-bit timer that can be used to implement a software watchdog function. A software watchdog can improve system availability by forcing the processor to a known state through generation of a hardware reset, nonmaskable interrupt (NMI), or general-purpose interrupt, if the timer expires before being reset by software. The programmer

initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error.

If configured to generate a hardware reset, the watchdog timer resets both the core and the processor peripherals. After a reset, software can determine whether the watchdog was the source of the hardware reset by interrogating a status bit in the watchdog timer control register.

The timer is clocked by the system clock (SCLK) at a maximum frequency of  $f_{\text{SCLK}}$ .

#### **Timers**

There are four general-purpose programmable timer units in the processor. Three timers have an external pin that can be configured either as a pulse width modulator (PWM) or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input to the several other associated PF pins, to an external clock input to the PPI\_CLK input pin, or to the internal SCLK.

The timer units can be used in conjunction with the UART to measure the width of the pulses in the data stream to provide a software auto-baud detect function for the respective serial channels

The timers can generate interrupts to the processor core providing periodic events for synchronization, either to the system clock or to a count of external signals.

In addition to the three general-purpose programmable timers, a fourth timer is also provided. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generation of operating system periodic interrupts.

### Serial Ports

The ADSP-BF592 processor incorporates two dual-channel synchronous serial ports (SPORT0 and SPORT1) for serial and multiprocessor communications. The SPORTs support the following features:

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. In this configuration, one SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard DSP serial mode
- Multichannel (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left-justified mode

### Serial Peripheral Interface (SPI) Ports

The processor has two SPI-compatible ports that enable the processor to communicate with multiple SPI-compatible devices.

The SPI interface uses three pins for transferring data: two data pins (Master Output-Slave Input, MOSI, and Master Input-Slave Output, MISO) and a clock pin (serial clock, SCK). An SPI chip select input pin (\$\overline{SPIx\_SS}\$) lets other SPI devices select the processor, and many SPI chip select output pins (\$\overline{SPIx\_SEL7-1}\$) let the processor select other SPI devices. The SPI select pins are reconfigured general-purpose I/O pins. Using these pins, the SPI port provides a full-duplex, synchronous serial interface, which supports both master/slave modes and multimaster environments.

### **UART Port**

The ADSP-BF592 processor provides a full-duplex universal asynchronous receiver/transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART port includes support for five to eight data bits, one or two stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O mapped UART registers.
   The data is double-buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

### Parallel Peripheral Interface (PPI)

The processor provides a parallel peripheral interface (PPI) that can connect directly to parallel analog-to-digital and digital-to-analog converters, video encoders and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock pin, up to three frame synchronization pins, and up to 16 data pins. The input clock supports parallel data rates up to half the system clock rate, and the synchronization signals can be configured as either inputs or outputs.

The PPI supports a variety of general-purpose and ITU-R 656 modes of operation. In general-purpose mode, the PPI provides half-duplex, bidirectional data transfer with up to 16 bits of data. Up to three frame synchronization signals are also provided. In ITU-R 656 mode, the PPI provides half-duplex bidirectional transfer of 8- or 10-bit video data. Additionally, on-chip decode of embedded start-of-line (SOL) and start-of-field (SOF) preamble packets is supported.

### **General-Purpose Mode Descriptions**

The general-purpose modes of the PPI are intended to suit a wide variety of data capture and transmission applications. Three distinct submodes are supported:

- Input mode Frame syncs and data are inputs into the PPI. Input mode is intended for ADC applications, as well as video communication with hardware signaling.
- Frame capture mode Frame syncs are outputs from the PPI, but data are inputs. This mode allows the video source(s) to act as a slave (for frame capture for example).
- Output mode Frame syncs and data are outputs from the PPI. Output mode is used for transmitting video or other data with up to three output frame syncs.

### **ITU-R 656 Mode Descriptions**

The ITU-R 656 modes of the PPI are intended to suit a wide variety of video capture, processing, and transmission applications. Three distinct submodes are supported:

- Active video only mode Active video only mode is used when only the active video portion of a field is of interest and not any of the blanking intervals.
- Vertical blanking only mode In this mode, the PPI only transfers vertical blanking interval (VBI) data.
- Entire field mode In this mode, the entire incoming bit stream is read in through the PPI.

### TWI Controller Interface

The processor includes a 2-wire interface (TWI) module for providing a simple exchange method of control data between multiple devices. The TWI is functionally compatible with the widely used  $I^2C^8$  bus standard. The TWI module offers the capabilities of simultaneous master and slave operation and support for both 7-bit addressing and multimedia data arbitration. The TWI interface utilizes two pins for transferring clock (SCL) and data (SDA) and supports the protocol at speeds up to 400K bits/sec

The TWI module is compatible with serial camera control bus (SCCB) functionality for easier control of various CMOS camera sensor devices.

#### **Ports**

The processor groups the many peripheral signals to two ports—Port F and Port G. Most of the associated pins are shared by multiple signals. The ports function as multiplexer controls.

### General-Purpose I/O (GPIO)

The processor has 32 bidirectional, general-purpose I/O (GPIO) pins allocated across two separate GPIO modules—PORTFIO and PORTGIO, associated with Port F and Port G respectively. Each GPIO-capable pin shares functionality with other processor peripherals via a multiplexing scheme; however, the GPIO functionality is the default state of the device upon power-up. Neither GPIO output nor input drivers are active by default. Each general-purpose port pin can be individually controlled by manipulation of the port control, status, and interrupt registers.

#### DYNAMIC POWER MANAGEMENT

The processor provides five operating modes, each with a different performance/power profile. In addition, dynamic power management provides the control functions to dynamically alter the processor core supply voltage, further reducing power dissipation. When configured for a 0 V core supply voltage, the processor enters the hibernate state. Control of clocking to each of the processor peripherals also reduces power consumption. See Table 2 for a summary of the power settings for each mode.

Table 2. Power Settings

Mode/State	PLL	PLL Bypassed	Core Clock (CCLK)	System Clock (SCLK)	Core Power
Full On	Enabled	No	Enabled	Enabled	On
Active	Enabled/ Disabled	Yes	Enabled	Enabled	On
Sleep	Enabled	_	Disabled	Enabled	On
Deep Sleep	Disabled	_	Disabled	Disabled	On
Hibernate	Disabled	_	Disabled	Disabled	Off

### Full-On Operating Mode—Maximum Performance

In the full-on mode, the PLL is enabled and is not bypassed, providing capability for maximum operational frequency. This is the power-up default execution state in which maximum performance can be achieved. The processor core and all enabled peripherals run at full speed.

# Active Operating Mode—Moderate Dynamic Power Savings

In the active mode, the PLL is enabled but bypassed. Because the PLL is bypassed, the processor's core clock (CCLK) and system clock (SCLK) run at the input clock (CLKIN) frequency. DMA access is available to appropriately configured L1 memories.

For more information about PLL controls, see the "Dynamic Power Management" chapter in the *ADSP-BF59x Blackfin Processor Hardware Reference*.

### Sleep Operating Mode—High Dynamic Power Savings

The sleep mode reduces dynamic power dissipation by disabling the clock to the processor core (CCLK). The PLL and system clock (SCLK), however, continue to operate in this mode. Typically, an external event wakes up the processor.

System DMA access to L1 memory is not supported in sleep mode.

# Deep Sleep Operating Mode—Maximum Dynamic Power Savings

The deep sleep mode maximizes dynamic power savings by disabling the clocks to the processor core (CCLK) and to all synchronous peripherals (SCLK). Asynchronous peripherals may still be running but cannot access internal resources or external memory. This powered-down mode can only be exited by assertion of the reset interrupt (RESET) or by an asynchronous interrupt generated by a GPIO pin.

Note that when a GPIO pin is used to trigger wake from deep sleep, the programmed wake level must linger for at least 10ns to guarantee detection.

### Hibernate State—Maximum Static Power Savings

The hibernate state maximizes static power savings by disabling clocks to the processor core (CCLK) and to all of the peripherals (SCLK), as well as signaling an external voltage regulator that  $V_{\rm DDINT}$  can be shut off. Any critical information stored internally (for example, memory contents, register contents, and other information) must be written to a nonvolatile storage device prior to removing power if the processor state is to be preserved. Writing b#0 to the  $\overline{\rm HIBERNATE}$  bit causes EXT\_WAKE to transition low, which can be used to signal an external voltage regulator to shut down.

Since  $V_{DDEXT}$  can still be supplied in this mode, all of the external pins three-state, unless otherwise specified. This allows other devices that may be connected to the processor to still have power applied without drawing unwanted current.

As long as  $V_{\rm DDEXT}$  is applied, the VR\_CTL register maintains its state during hibernation. All other internal registers and memories, however, lose their content in the hibernate state.

### **Power Savings**

As shown in Table 3, the processor supports two different power domains, which maximizes flexibility while maintaining compliance with industry standards and conventions. By isolating the internal logic of the processor into its own power domain, separate from other I/O, the processor can take advantage of dynamic power management without affecting the other I/O devices. There are no sequencing requirements for the various power domains, but all domains must be powered according to the appropriate Specifications table for processor operating conditions, even if the feature/peripheral is not used.

Table 3. Power Domains

Power Domain	V <sub>DD</sub> Range
All internal logic and memories	$V_{DDINT}$
All other I/O	$V_{DDEXT}$

The dynamic power management feature of the processor allows both the processor's input voltage ( $V_{DDINT}$ ) and clock frequency ( $f_{CCLK}$ ) to be dynamically controlled.

The power dissipated by a processor is largely a function of its clock frequency and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation, while reducing the voltage by 25% reduces dynamic power dissipation by more than 40%. Further, these power savings are additive, in that if the clock frequency and supply voltage are both reduced, the power savings can be dramatic, as shown in the following equations.

Power Savings Factor

$$= \frac{f_{CCLKRED}}{f_{CCLKNOM}} \times \left(\frac{V_{DDINTRED}}{V_{DDINTNOM}}\right)^2 \times \left(\frac{T_{RED}}{T_{NOM}}\right)$$

% Power Savings =  $(1 - Power Savings Factor) \times 100\%$ 

where:

 $f_{CCLKNOM}$  is the nominal core clock frequency  $f_{CCLKRED}$  is the reduced core clock frequency  $V_{DDINTNOM}$  is the nominal internal supply voltage  $V_{DDINTRED}$  is the reduced internal supply voltage  $T_{NOM}$  is the duration running at  $f_{CCLKNOM}$   $T_{RED}$  is the duration running at  $f_{CCLKRED}$ 

#### **VOLTAGE REGULATION**

The ADSP-BF592 processor requires an external voltage regulator to power the  $V_{\rm DDINT}$  domain. To reduce standby power consumption, the external voltage regulator can be signaled through EXT\_WAKE to remove power from the processor core. This signal is high-true for power-up and may be connected directly to the low-true shut-down input of many common regulators.

While in the hibernate state, the external supply,  $V_{\text{DDEXT}}$ , can still be applied, eliminating the need for external buffers. The external voltage regulator can be activated from this powerdown state by asserting the  $\overline{\text{RESET}}$  pin, which then initiates a boot sequence. EXT\_WAKE indicates a wakeup to the external voltage regulator.

The power good  $(\overline{PG})$  input signal allows the processor to start only after the internal voltage has reached a chosen level. In this way, the startup time of the external regulator is detected after hibernation. For a complete description of the power-good functionality, refer to the *ADSP-BF59x Blackfin Processor Hardware Reference*.

### **CLOCK SIGNALS**


The processor can be clocked by an external crystal, a sine wave input, or a buffered, shaped clock derived from an external clock oscillator.

If an external clock is used, it should be a TTL-compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's CLKIN pin. When an external clock is used, the XTAL pin must be left unconnected.

Alternatively, because the processor includes an on-chip oscillator circuit, an external crystal may be used. For fundamental frequency operation, use the circuit shown in Figure 4. A parallel -resonant, fundamental frequency, microprocessor-grade crystal is connected across the CLKIN and XTAL pins. The on-chip resistance between CLKIN and the XTAL pin is in

the 500 k $\Omega$  range. Further parallel resistors are typically not recommended. The two capacitors and the series resistor shown in Figure 4 fine tune phase and amplitude of the sine frequency.

The capacitor and resistor values shown in Figure 4 are typical values only. The capacitor values are dependent upon the crystal manufacturers' load capacitance recommendations and the PCB physical layout. The resistor value depends on the drive level specified by the crystal manufacturer. The user should verify the customized values based on careful investigations on multiple devices over temperature range.



NOTE: VALUES MARKED WITH \* MUST BE CUSTOMIZED, DEPENDING ON THE CRYSTAL AND LAYOUT. PLEASE ANALYZE CAREFULLY. FOR FREQUENCIES ABOVE 33 MHz, THE SUGGESTED CAPACITOR VALUE OF 18 pF SHOULD BE TREATED AS A MAXIMUM, AND THE SUGGESTED RESISTOR VALUE SHOULD BE REDUCED TO 0  $\Omega$ .

Figure 4. External Crystal Connections

A third-overtone crystal can be used for frequencies above 25 MHz. The circuit is then modified to ensure crystal operation only at the third overtone, by adding a tuned inductor circuit as shown in Figure 4. A design procedure for third-overtone operation is discussed in detail in (EE-168) Using Third Overtone Crystals with the ADSP-218x DSP on the Analog Devices website (www.analog.com)—use site search on "EE-168."

The Blackfin core runs at a different clock rate than the on-chip peripherals. As shown in Figure 5, the core clock (CCLK) and system peripheral clock (SCLK) are derived from the input clock (CLKIN) signal. An on-chip PLL is capable of multiplying the CLKIN signal by a programmable 5× to 64× multiplication factor (bounded by specified minimum and maximum VCO frequencies). The default multiplier is 6×, but it can be modified by a software instruction sequence.

On-the-fly frequency changes can be effected by simply writing to the PLL\_DIV register. The maximum allowed CCLK and SCLK rates depend on the applied voltages  $V_{\rm DDINT}$  and  $V_{\rm DDEXT}$ ; the VCO is always permitted to run up to the frequency specified by the part's instruction rate. The EXTCLK pin can be configured to output either the SCLK frequency or the input buffered CLKIN frequency, called CLKBUF. When configured to output SCLK (CLKOUT), the EXTCLK pin acts as a reference signal in many timing specifications. While three-stated by default, it can be enabled using the VRCTL register.




Figure 5. Frequency Modification Methods

All on-chip peripherals are clocked by the system clock (SCLK). The system clock frequency is programmable by means of the SSEL3–0 bits of the PLL\_DIV register. The values programmed into the SSEL fields define a divide ratio between the PLL output (VCO) and the system clock. SCLK divider values are 1 through 15. Table 4 illustrates typical system clock ratios.

Note that the divisor ratio must be chosen to limit the system clock frequency to its maximum of  $f_{SCLK}$ . The SSEL value can be changed dynamically without any PLL lock latencies by writing the appropriate values to the PLL divisor register (PLL\_DIV).

The core clock (CCLK) frequency can also be dynamically changed by means of the CSEL1–0 bits of the PLL\_DIV register. Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in Table 5. This programmable core clock capability is useful for fast core frequency modifications.

Table 5. Core Clock Ratios

Signal Name	Divider Ratio	Example Frequency Ratios (MHz)		
CSEL1-0	VCO/CCLK	vco	CCLK	
00	1:1	300	300	
01	2:1	300	150	
10	4:1	400	100	
11	8:1	200	25	

**Table 4. Example System Clock Ratios** 

Signal Name	Divider Ratio	Example Frequency Ratios (MHz)		
SSEL3-0	VCO/SCLK	vco	SCLK	
0010	2:1	100	50	
0110	6:1	300	50	
1010	10:1	400	40	

The maximum CCLK frequency both depends on the part's instruction rate (see Page Page 43) and depends on the applied  $V_{\rm DDINT}$  voltage. See Table 8 for details. The maximal system clock rate (SCLK) depends on the chip package and the applied  $V_{\rm DDINT}$  and  $V_{\rm DDEXT}$  voltages (see Table 10).

#### **BOOTING MODES**

The processor has several mechanisms (listed in Table 6) for automatically loading internal and external memory after a reset. The boot mode is defined by the BMODE input pins dedicated to this purpose. There are two categories of boot modes. In master boot modes, the processor actively loads data from parallel or serial memories. In slave boot modes, the processor receives data from external host devices.

Table 6. Booting Modes

BMODE2-0	Description
000	Idle/No Boot
001	Reserved
010	SPI1 master boot from Flash, using SPI1_SSEL5 on PG11
011	SPI1 slave boot from external master
100	SPI0 master boot from Flash, using SPI0_SSEL2 on PF8
101	Boot from PPI port
110	Boot from UART host device
111	Execute from Internal L1 ROM

The boot modes listed in Table 6 provide a number of mechanisms for automatically loading the processor's internal and external memories after a reset. By default, all boot modes use the slowest meaningful configuration settings. Default settings can be altered via the initialization code feature at boot time. The BMODE pins of the reset configuration register, sampled during power-on resets and software-initiated resets, implement the modes shown in Table 6.

- IDLE State/No Boot (BMODE 0x0) In this mode, the boot kernel transitions the processor into Idle state. The processor can then be controlled through JTAG for recovery, debug, or other functions.
- SPI1 master boot from flash (BMODE = 0x2) In this mode, SPI1 is configured to operate in master mode and to connect to 8-, 16-, 24-, or 32-bit addressable devices. The processor uses the PG11/SPI1\_SSEL5 to select a single SPI EEPROM/flash device, submits a read command and successive address bytes (0×00) until a valid 8-, 16-, 24-, or 32-bit addressable device is detected, and begins clocking data into the processor. Pull-up resistors are required on the SSEL and MISO pins. By default, a value of 0×85 is written to the SPI\_BAUD register.
- SPI1 slave boot from external master (BMODE = 0x3) In this mode, SPI1 is configured to operate in slave mode and to receive the bytes of the .LDR file from a SPI host (master) agent. To hold off the host device from transmitting while the boot ROM is busy, the Blackfin processor asserts a GPIO pin, called host wait (HWAIT), to signal to the host device not to send any more bytes until the pin is deasserted. The host must interrogate the HWAIT signal, available on PG4, before transmitting every data unit to the processor. A pull-up resistor is required on the SPI1\_SS input. A pull-down on the serial clock may improve signal quality and booting robustness.

- SPI0 master boot from flash (BMODE = 0x4) In this mode SPI0 is configured to operate in master mode and to connect to 8-, 16-, 24-, or 32-bit addressable devices. The processor uses the PF8/SPI0\_SSEL2 to select a single SPI EEPROM/flash device, submits a read command and successive address bytes (0×00) until a valid 8-, 16-, 24-, or 32-bit addressable device is detected, and begins clocking data into the processor. Pull-up resistors are required on the SSEL and MISO pins. By default, a value of 0×85 is written to the SPI\_BAUD register.
- Boot from PPI host device (BMODE = 0x5) The processor operates in PPI slave mode and is configured to receive the bytes of the LDR file from a PPI host (master) agent.
- Boot from UART host device (BMODE = 0x6) In this mode UART0 is used as the booting source. Using an autobaud handshake sequence, a boot-stream formatted program is downloaded by the host. The host selects a bit rate within the UART clocking capabilities. When performing the autobaud, the UART expects a "@" (0×40) character (eight bits data, one start bit, one stop bit, no parity bit) on the RXD pin to determine the bit rate. The UART then replies with an acknowledgment which is composed of 4 bytes (0xBF—the value of UART\_DLL) and (0×00—the value of UART\_DLH). The host can then download the boot stream. To hold off the host the processor signals the host with the boot host wait (HWAIT) signal. Therefore, the host must monitor the HWAIT, (on PG4), before every transmitted byte.
- Execute from internal L1 ROM (BMODE = 0x7) In this mode the processor begins execution from the on-chip 64k byte L1 instruction ROM starting at address 0xFFA1 0000.

For each of the boot modes (except Execute from internal L1 ROM), a 16 byte header is first brought in from an external device. The header specifies the number of bytes to be transferred and the memory destination address. Multiple memory blocks may be loaded by any boot sequence. Once all blocks are loaded, program execution commences from the start of L1 instruction SRAM.

The boot kernel differentiates between a regular hardware reset and a wakeup-from-hibernate event to speed up booting in the latter case. Bits 7–4 in the system reset configuration (SYSCR) register can be used to bypass the boot kernel or simulate a wakeup-from-hibernate boot in case of a software reset.

The boot process can be further customized by "initialization code." This is a piece of code that is loaded and executed prior to the regular application boot. Typically, this is used to speed up booting by managing the PLL, clock frequencies, or serial bit rates.

The boot ROM also features C-callable functions that can be called by the user application at run time. This enables second stage boot or boot management schemes to be implemented with ease.

#### INSTRUCTION SET DESCRIPTION

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/MCU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified-Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU + two load/store + two pointer updates per cycle.
- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data-types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16-bit and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

### **DEVELOPMENT TOOLS**

The processor is supported with a complete set of CROSSCORE\* software and hardware development tools, including Analog Devices emulators and VisualDSP++\* development environment. The same emulator hardware that supports other Blackfin processors also fully emulates the ADSP-BF592 processor.

### **EZ-KIT Lite® Evaluation Board**

For evaluation of the ADSP-BF592 processor, use the EZ-KIT Lite boards *soon to be* available from Analog Devices. *When these evaluation kits are available*, order using part number ADZS-BF592-EZLITE. The boards come with on-chip emulation capabilities and are equipped to enable software development. Multiple daughter cards *will be* available.

# DESIGNING AN EMULATOR-COMPATIBLE PROCESSOR BOARD (TARGET)

The Analog Devices family of emulators are tools that every system developer needs in order to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1

JTAG Test Access Port (TAP) on each JTAG processor. The emulator uses the TAP to access the internal features of the processor, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The processor must be halted to send data and commands, but once an operation has been completed by the emulator, the processor system is set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header that connects the processor's JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see (EE-68) Analog Devices JTAG Emulation Technical Reference on the Analog Devices website (www.analog.com)—use site search on "EE-68." This document is updated regularly to keep pace with improvements to emulator support.

### **RELATED DOCUMENTS**

The following publications that describe the ADSP-BF592 processor (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- Getting Started With Blackfin Processors
- ADSP-BF59x Blackfin Processor Hardware Reference
- Blackfin Processor Programming Reference
- ADSP-BF592 Blackfin Processor Anomaly List

#### **RELATED SIGNAL CHAINS**

A *signal chain* is a series of signal conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the "signal chain" entry in the Glossary of EE Terms on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The Circuits from the Lab<sup>™</sup> site (www.analog.com\circuits) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

# **SIGNAL DESCRIPTIONS**

Signal definitions for the ADSP-BF592 processor are listed in Table 7. In order to maintain maximum function and reduce package size and pin count, some pins have dual, multiplexed functions. In cases where pin function is reconfigurable, the default state is shown in plain text, while the alternate function is shown in italics.

All pins are three-stated during and immediately after reset, with the exception of EXTCLK, which toggles at the system clock rate.

All I/O pins have their input buffers disabled with the exception of the pins that need pull-ups or pull-downs, as noted in Table 7.

Adding a parallel termination to EXTCLK may prove useful in further enhancing signal integrity. Be sure to verify overshoot/undershoot and signal integrity specifications on actual hardware.

**Table 7. Signal Descriptions** 

Signal Name	Type	Function	Driver Type
Port F: GPIO and Multiplexed Peripherals	Туре	i unction	туре
PF0-GPIO/DR1SEC/PPI D8/WAKEN1	1/0	GPIO/SPORT1 Receive Data Secondary/PPI Data 8/Wake Enable 1	Α
PF1-GPIO/DR1PRI/PPI_D9	·		Α
PF2-GPIO/RSCLK1/PPI_D10	1/0	GPIO/SPORT1 Receive Serial Clock/PPI Data 10	Α
PF3-GPIO/ <i>RFS1/PPI_D11</i>		GPIO/SPORT1 Receive Frame Sync/PPI Data 11	Α
PF4-GPIO/DT1SEC/PPI_D12	1/0	GPIO/SPORT1 Transmit Data Secondary/PPI Data 12	Α
PF5-GPIO/DT1PRI/PPI_D13	1/0	GPIO/SPORT1 Transmit Data Primary/PPI Data 13	Α
PF6-GPIO/TSCLK1/PPI_D14	1/0	GPIO/SPORT1 Transmit Serial Clock/PPI Data 14	Α
PF7-GPIO/TFS1/PPI_D15	1/0	GPIO/SPORT1 Transmit Frame Sync/PPI Data 15	Α
PF8-GPIO/TMR2/SPIO_SSEL2/WAKENO	1/0	GPIO/Timer 2/SPI0 Slave Select Enable 2/Wake Enable 0	Α
PF9-GPIO/TMR0/PPI_FS1/SPI0_SSEL3	I/O	GPIO/Timer 0/PPI Frame Sync 1/SPI0 Slave Select Enable 3	Α
PF10-GPIO/TMR1/PPI_FS2	1/0	GPIO/Timer 1/PPI Frame Sync 2	Α
PF11–GPIO/ <i>UA_TX/SPI0_SSEL4</i>	1/0	GPIO/UART Transmit/SPI0 Slave Select Enable 4	Α
PF12-GPIO/ <i>UA_RX/SPI0_SSEL7/TACI2-0</i>			
PF13-GPIO/SPI0_MOSI/SPI1_SSEL3	I/O	GPIO/SPI0 Master Out Slave In/SPI1 Slave Select Enable 3	Α
PF14–GPIO/SPI0_MISO/SPI1_SSEL4 I/O GPIO/SPI0 Master In Slave Out/SPI1 Slave Select Enable 4		GPIO/SPI0 Master In Slave Out/SPI1 Slave Select Enable 4	Α
		(This pin should always be pulled high through a 4.7 k $\Omega$ resistor, if booting via the SPI port.)	
PF15-GPIO/ <i>SPI0_SCK/SPI1_SSEL5</i>	I/O	GPIO/SPI0 Clock/SPI1 Slave Select Enable 5	Α
Port G: GPIO and Multiplexed Peripherals			
PGO-GPIO/ <i>DROSEC</i> /SPIO_SSEL1/SPIO_SS	I/O	GPIO/SPORT0 Receive Data Secondary/SPI0 Slave Select Enable 1/SPI0 Slave Select Input	Α
PG1–GPIO/ <i>DR0PRI/SPI1_SSEL1/WAKEN3</i>	I/O	GPIO/SPORTO Receive Data Primary/SPI1 Slave Select Enable 1/Wake Enable 3	Α
PG2-GPIO/ <i>RSCLKO/SPI0_SSEL5</i>	I/O	GPIO/SPORT0 Receive Serial Clock/SPI0 Slave Select Enable 5	Α
PG3-GPIO/RFS0/PPI_FS3	I/O	GPIO/SPORTO Receive Frame Sync/PPI Frame Sync 3	Α
PG4-GPIO(HWAIT)/ <i>DT0SEC</i> /SPI0_SSEL6	I/O	GPIO (HWAIT output for Slave Boot Modes)/SPORT0 Transmit Data Secondary/SPI0 Slave Select Enable 6	Α
PG5-GPIO/ <i>DT0PRI/SPI1_SSEL6</i>	I/O	GPIO/SPORT0 Transmit Data Primary/SPI1 Slave Select Enable 6	Α
PG6–GPIO/ <i>TSCLK0</i>	I/O	GPIO/SPORT0 Transmit Serial Clock	Α
PG7-GPIO/TFS0/SPI1_SSEL7	I/O	GPIO/SPORT0 Transmit Frame Sync/SPI1 Slave Select Enable 7	Α
PG8-GPIO/ <i>SPI1_SCK/PPI_D0</i>	1/0	GPIO/SPI1 Clock/PPI Data 0	Α
PG9-GPIO/SPI1_MOSI/PPI_D1	I/O	GPIO/SPI1 Master Out Slave In/PPI Data 1	Α
PG10-GPIO/SPI1_MISO/PPI_D2	1/0	GPIO/SPI1 Master In Slave Out/PPI Data 2	Α
		(This pin should always be pulled high through a 4.7 k $\Omega$ resistor if booting via the SPI port.)	

Table 7. Signal Descriptions (Continued)

Signal Name	Туре	Function	Driver Type
PG11–GPIO/SPI1_SSEL5/PPI_D3		GPIO/SPI1 Slave Select Enable 5/PPI Data 3	A
PG12–GPIO/SPI1_SSEL2/PPI_D4/WAKEN2 I/O GPIO/SPI1 Slave Select Enable 2 Output/PPI Data 4/Wake Enable		GPIO/SPI1 Slave Select Enable 2 Output/PPI Data 4/Wake Enable 2	Α
PG13-GPIO/SPI1_SSEL1/SPI1_SS/PPI_D5	I/O	GPIO/SPI1 Slave Select Enable 1 Output/PPI Data 5/SPI1 Slave Select Input	Α
PG14-GPIO/SPI1_SSEL4/PPI_D6/TACLK1		GPIO/SPI1 Slave Select Enable 4/PPI Data 6/Timer 1 Auxiliary Clock Input	Α
PG15-GPIO/SPI1_SSEL6/PPI_D7/TACLK2		GPIO/SPI1 Slave Select Enable 6/PPI Data 7/Timer 2 Auxiliary Clock Input	Α
TWI		·	
SCL	I/O	TWI Serial Clock (This signal is an open-drain output and requires a pull-up resistor. Consult version 2.1 of the I <sup>2</sup> C specification for the proper resistor value.)	В
SDA	I/O	TWI Serial Data (This signal is an open-drain output and requires a pull-up resistor. Consult version 2.1 of the I <sup>2</sup> C specification for the proper resistor value.)	В
JTAG Port		·	
TCK	1	JTAG CLK	
TDO	О	JTAG Serial Data Out	Α
TDI	1	JTAG Serial Data In	
TMS	1	JTAG Mode Select	
TRST	1	JTAG Reset	
		(This lead should be pulled low if the JTAG port is not used.)	
EMU	0	Emulation Output	A
Clock			
CLKIN	1	CLK/Crystal In	
XTAL	0	Crystal Output	
EXTCLK	0	External Clock Output pin/System Clock Output	С
Mode Controls			
RESET	1	Reset	
NMI	I	Nonmaskable Interrupt (This lead should be pulled high when not used.)	
BMODE2-0	1	Boot Mode Strap 2–0	
PPI_CLK	1	PPI Clock Input	
External Regulator Control			
PG	1	Power Good indication	
EXT_WAKE	0	Wake up Indication	Α
Power Supplies		ALL SUPPLIES MUST BE POWERED	
		See Operating Conditions on Page 15.	
$V_{DDEXT}$		I/O Power Supply	
$V_{DDINT}$	Р	Internal Power Supply	
GND	G	Ground for All Supplies (Back Side of LFCSP Package.)	

# **SPECIFICATIONS**

Specifications are subject to change without notice.

### **OPERATING CONDITIONS**

Parameter		Conditions	Min	Nominal	Max	Unit
V <sub>DDINT</sub>	Internal Supply Voltage	Non-Automotive Models	1.1		1.47	V
	Internal Supply Voltage	Automotive Models	1.33		1.47	V
$V_{DDEXT}$	External Supply Voltage	Non-Automotive Models	1.7	1.8/2.5/3.3	3.6	V
	External Supply Voltage	Automotive Models	2.7		3.6	V
$V_{IH}$	High Level Input Voltage <sup>1, 2</sup>	$V_{DDEXT} = 1.9 V$	1.1			V
$V_{\text{IHCLKIN}}$	High Level Input Voltage <sup>1, 2</sup>	$V_{DDEXT} = 1.9 V$	1.2			V
$V_{\text{IH}}$	High Level Input Voltage 1, 2	$V_{DDEXT} = 2.75 \text{ V}$	1.7			V
$V_{IH}$	High Level Input Voltage <sup>1, 2</sup>	$V_{DDEXT} = 3.6 \text{ V}$	2.0			V
$V_{\text{IHCLKIN}}$	High Level Input Voltage <sup>1, 2</sup>	$V_{DDEXT} = 3.6 \text{ V}$	2.2			V
$V_{\text{IHTWI}}$	High Level Input Voltage <sup>3</sup>	$V_{DDEXT} = 1.90 \text{ V}/2.75 \text{ V}/3.6 \text{ V}$	$0.7 \times V_{DDEXT}$		3.6	V
$V_{IL}$	Low Level Input Voltage <sup>1,2</sup>	$V_{DDEXT} = 1.7 V$			0.6	V
$V_{IL}$	Low Level Input Voltage <sup>1,2</sup>	$V_{DDEXT} = 2.25 \text{ V}$			0.7	V
$V_{IL}$	Low Level Input Voltage <sup>1,2</sup>	$V_{DDEXT} = 3.0 \text{ V}$			0.8	V
$V_{\text{ILTWI}}$	Low Level Input Voltage <sup>3</sup>	$V_{DDEXT} = Minimum$			$0.3 \times V_{DDEXT}$	V
$T_J$	Junction Temperature	64-Lead LFCSP @ T <sub>AMBIENT</sub> = 0°C to +70°C	0		80	°C
$T_J$	Junction Temperature	64-Lead LFCSP @ T <sub>AMBIENT</sub> = -40°C to +85°C	-40		95	°C
TJ	Junction Temperature	64-Lead LFCSP @ T <sub>AMBIENT</sub> = -40°C to +105°C	-40		115	°C

 $<sup>^{1}</sup> Bidirectional \ leads \ (PF15-0, PG15-0) \ and \ input \ leads \ (TCK, TDI, TMS, \overline{TRST}, CLKIN, \overline{RESET}, \overline{NMI}, and BMODE2-0) \ of the \ ADSP-BF592 \ processor \ are 3.3 \ V \ tolerant \ (always \ accept up to 3.6 \ V \ maximum \ V_{IH}). \ Voltage \ compliance \ (on outputs, V_{OH}) \ is limited \ by the \ V_{DDEXT} \ supply \ voltage.$ 

<sup>&</sup>lt;sup>2</sup> Parameter value applies to all input and bidirectional leads, except SDA and SCL.

<sup>&</sup>lt;sup>3</sup> Parameter applies to SDA and SCL.

### **ADSP-BF592 Clock Related Operating Conditions**

Table 8 describes the core clock timing requirements for the ADSP-BF592 processor. Take care in selecting MSEL, SSEL, and CSEL ratios so as not to exceed the maximum core clock and system clock (see Table 10). Table 9 describes phase-locked loop operating conditions.

Table 8. Core Clock (CCLK) Requirements

Parame	eter	Min V	Nom V	Max CCLK	Unit
		Min V <sub>DDINT</sub>	Nom V <sub>DDINT</sub>	Frequency	Unit
$f_{CCLK}$	Core Clock Frequency (All Models)	1.33 V	1.400 V	400	MHz
	Core Clock Frequency (Industrial/Commercial Models)	1.16 V	1.225 V	300	MHz
	Core Clock Frequency (Industrial/Commercial Models)	1.10 V	1.150 V	250 <sup>1</sup>	MHz

<sup>&</sup>lt;sup>1</sup> See the Ordering Guide on Page 43.

Table 9. Phase-Locked Loop Operating Conditions

Parameter I		Min	Max	Unit
f <sub>VCO</sub>	Voltage Controlled Oscillator (VCO) Frequency (Non-Automotive Models)	72	Instruction Rate <sup>1</sup>	MHz
	Voltage Controlled Oscillator (VCO) Frequency (Automotive Models)	84	Instruction Rate <sup>1</sup>	MHz

<sup>&</sup>lt;sup>1</sup>See the Ordering Guide on Page 43.

**Table 10. Maximum SCLK Conditions** 

Parameter <sup>1</sup>		V <sub>DDEXT</sub> 1.8 V/2.5 V/3.3 V Nominal	Unit
f <sub>SCLK</sub>	CLKOUT/SCLK Frequency (V <sub>DDINT</sub> ≥1.16 V)	100	MHz
	CLKOUT/SCLK Frequency (V <sub>DDINT</sub> < 1.16 V)	80	MHz

 $<sup>^1\,</sup>f_{SCLK}$  must be less than or equal to  $f_{CCLK}.$ 

### **ELECTRICAL CHARACTERISTICS**

Parameter		<b>Test Conditions</b>	Min	Typical	Max	Unit	
V <sub>OH</sub>	High Level Output Voltage	$V_{DDEXT} = 1.7 \text{ V}, I_{OH} = -0.5 \text{ mA}$	1.35			٧	
$V_{OH}$	High Level Output Voltage	$V_{DDEXT} = 2.25 \text{ V}, I_{OH} = -0.5 \text{ mA}$	2.0			V	
$V_{OH}$	High Level Output Voltage	$V_{DDEXT} = 3.0 \text{ V}, I_{OH} = -0.5 \text{ mA}$	2.4			V	
$V_{OL}$	Low Level Output Voltage	$V_{DDEXT} = 1.7 \text{ V}/2.25 \text{ V}/3.0 \text{ V},$ $I_{OL} = 2.0 \text{ mA}$			0.4	V	
V <sub>OLTWI</sub>	Low Level Output Voltage	$V_{DDEXT} = 1.7 \text{ V}/2.25 \text{ V}/3.0 \text{ V},$ $I_{OL} = 2.0 \text{ mA}$			0.4	V V	
I <sub>IH</sub>	High Level Input Current <sup>1</sup>	$V_{DDEXT} = 3.6 \text{ V}, V_{IN} = 3.6 \text{ V}$			10	μΑ	
I <sub>IL</sub>	Low Level Input Current <sup>1</sup>	$V_{DDEXT} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}$			10	μΑ	
I <sub>IHP</sub>	High Level Input Current JTAG <sup>2</sup>	$V_{DDEXT} = 3.6 \text{ V}, V_{IN} = 3.6 \text{ V}$	10		50	μΑ	
I <sub>OZH</sub>	Three-State Leakage Current <sup>3</sup>	$V_{DDEXT} = 3.6 \text{ V}, V_{IN} = 3.6 \text{ V}$			10	μΑ	
I <sub>OZHTWI</sub>	Three-State Leakage Current <sup>4</sup>	$V_{DDEXT} = 3.0 \text{ V}, V_{IN} = 3.6 \text{ V}$			10	μΑ	
I <sub>OZL</sub>	Three-State Leakage Current <sup>3</sup>	$V_{DDEXT} = 3.6 \text{ V}, V_{IN} = 0 \text{ V}$			10	μΑ	
C <sub>IN</sub>	Input Capacitance⁵	$f_{IN} = 1 \text{ MHz}, T_{AMBIENT} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$	1	4	8 <sup>6</sup>	pF	
I <sub>DDDEEPSLEEP</sub> <sup>7</sup>	V <sub>DDINT</sub> Current in Deep Sleep Mode	$V_{DDINT} = 1.2 \text{ V}, f_{CCLK} = 0 \text{ MHz},$ $f_{SCLK} = 0 \text{ MHz}, T_{J} = 25^{\circ}\text{C}, ASF = 0.00$		0.8		mA	
I <sub>DDSLEEP</sub>	V <sub>DDINT</sub> Current in Sleep Mode	$V_{DDINT} = 1.2 \text{ V}, f_{SCLK} = 25 \text{ MHz}, $ $T_{J} = 25^{\circ}\text{C}$		4		mA	
I <sub>DD-IDLE</sub>	V <sub>DDINT</sub> Current in Idle	$V_{DDINT} = 1.2 \text{ V, } f_{CCLK} = 50 \text{ MHz,}$ $T_J = 25^{\circ}\text{C, ASF} = 0.35$		6		mA	
I <sub>DD-TYP</sub>	V <sub>DDINT</sub> Current	$V_{DDINT} = 1.3 \text{ V, } f_{CCLK} = 200 \text{ MHz,}$ $T_{J} = 25^{\circ}\text{C, ASF} = 1.00$		40		mA	
I <sub>DD-TYP</sub>	V <sub>DDINT</sub> Current	$V_{DDINT} = 1.3 \text{ V, } f_{CCLK} = 300 \text{ MHz,}$ $T_J = 25^{\circ}\text{C, ASF} = 1.00$		66		mA	
I <sub>DD-TYP</sub>	V <sub>DDINT</sub> Current	$V_{DDINT} = 1.4 \text{ V, } f_{CCLK} = 400 \text{ MHz,}$ $T_J = 25^{\circ}\text{C, ASF} = 1.00$		91		mA	
I <sub>DDHIBERNATE</sub> <sup>7</sup>	Hibernate State Current	$V_{DDEXT}$ =3.3 V, $T_J$ =25°C, CLKIN = 0 MHz with voltage regulator off ( $V_{DDINT}$ =0 V)		20		μΑ	
I <sub>DDDEEPSLEEP</sub> <sup>7</sup>	V <sub>DDINT</sub> Current in Deep Sleep Mode	$f_{CCLK} = 0 \text{ MHz}, f_{SCLK} = 0 \text{ MHz}$			Table 12	mA	
I <sub>DDINT</sub> <sup>8</sup>	V <sub>DDINT</sub> Current	$f_{CCLK} > 0 \text{ MHz}, f_{SCLK} \ge 0 \text{ MHz}$			Table 12 + (Table 13 × ASF)	mA	

Applies to input pins.

Applies to JTAG input pins (TCK, TDI, TMS, TRST).

Applies to three-statable pins.

Applies to bidirectional pins SCL and SDA.

Applies to all signal pins.

<sup>&</sup>lt;sup>6</sup>Guaranteed, but not tested.

 $<sup>^{7}</sup> See \ the \ ADSP-BF59x \ Black fin \ Processor \ Hardware \ Reference \ Manual \ for \ definitions \ of \ sleep, \ deep \ sleep, \ and \ hibernate \ operating \ modes.$ 

 $<sup>^8\,\</sup>mbox{See Table 11}$  for the list of  $I_{\mbox{\scriptsize DDINT}}$  power vectors covered.

### **Total Power Dissipation**

Total power dissipation has two components:

- 1. Static, including leakage current
- 2. Dynamic, due to transistor switching characteristics

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. Electrical Characteristics on Page 17 shows the current dissipation for internal circuitry ( $V_{\rm DDINT}$ ).  $I_{\rm DDDEEPSLEEP}$  specifies static power dissipation as a function of voltage ( $V_{\rm DDINT}$ ) and temperature (see Table 12), and  $I_{\rm DDINT}$  specifies the total power specification for the listed test conditions, including the dynamic component as a function of voltage ( $V_{\rm DDINT}$ ) and frequency (Table 13).

There are two parts to the dynamic component. The first part is due to transistor switching in the core clock (CCLK) domain. This part is subject to an Activity Scaling Factor (ASF), which represents application code running on the processor core and L1 memories (Table 11).

The ASF is combined with the CCLK frequency and  $V_{\rm DDINT}$  dependent data in Table 13 to calculate this part. The second part is due to transistor switching in the system clock (SCLK) domain, which is included in the  $I_{\rm DDINT}$  specification equation.

Table 11. Activity Scaling Factors (ASF)<sup>1</sup>

I <sub>DDINT</sub> Power Vector	Activity Scaling Factor (ASF)
I <sub>DD-PEAK</sub>	1.29
I <sub>DD-HIGH</sub>	1.26
I <sub>DD-TYP</sub>	1.00
I <sub>DD-APP</sub>	0.83
I <sub>DD-NOP</sub>	0.66
I <sub>DD-IDLE</sub>	0.33

<sup>&</sup>lt;sup>1</sup> See *Estimating Power for ASDP-BF534/BF536/BF537 Blackfin Processors* (*EE-297*). The power vector information also applies to the ADSP-BF592 processor.

Table 12. Static Current - IDD-DEEPSLEEP (mA)

				Voltage	· (V <sub>DDINT</sub> )¹			
T <sub>J</sub> (°C)¹	1.15 V	1.20 V	1.25 V	1.30 V	1.35 V	1.40 V	1.45 V	1.50 V
25	0.85	0.98	1.13	1.29	1.46	1.62	1.85	2.07
40	1.57	1.8	2.01	2.16	2.51	2.74	3.05	3.36
55	2.57	2.88	3.2	3.5	3.84	4.22	4.63	5.05
70	4.04	4.45	4.86	5.3	5.81	6.31	6.87	7.45
85	6.52	7.12	7.73	8.36	9.09	9.86	10.67	11.54
100	9.67	10.51	11.37	12.24	13.21	14.26	15.37	16.55
115	14.18	15.29	16.45	17.71	19.05	20.45	21.96	23.56

<sup>&</sup>lt;sup>1</sup>Valid temperature and voltage ranges are model-specific. See Operating Conditions on Page 15.

Table 13. Dynamic Current in CCLK Domain (mA, with ASF = 1.0)<sup>1</sup>

f <sub>CCLK</sub>	Voltage (V <sub>DDINT</sub> ) <sup>2</sup>								
(MHz) <sup>2</sup>	1.15 V	1.20 V	1.25 V	1.30 V	1.35 V	1.40 V	1.45 V	1.50 V	
400	N/A	N/A	N/A	N/A	85.31	88.96	92.81	96.63	
350	N/A	N/A	N/A	72.08	75.41	78.70	82.07	85.46	
300	N/A	57.52	60.38	63.22	66.14	69.02	71.93	75.05	
250	46.10	48.43	50.76	53.19	55.68	58.17	60.69	63.23	
200	37.86	39.80	41.76	43.79	45.81	47.85	49.97	52.09	
100	21.45	22.56	23.78	24.98	25.97	26.64	27.92	29.98	

<sup>&</sup>lt;sup>1</sup>The values are not guaranteed as stand-alone maximum specifications. They must be combined with static current per the equations of Electrical Characteristics on Page 17. <sup>2</sup>Valid frequency and voltage ranges are model-specific. See Operating Conditions on Page 15 and Table 8 on Page 16.

### **ABSOLUTE MAXIMUM RATINGS**

Stresses greater than those listed in Table 14 may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 14. Absolute Maximum Ratings** 

Parameter	Rating
Internal Supply Voltage (V <sub>DDINT</sub> )	1.16 V to +1.47 V
External (I/O) Supply Voltage (V <sub>DDEXT</sub> )	-0.3  V to +3.8  V
Input Voltage <sup>1, 2</sup>	-0.5 V to +3.6 V
Output Voltage Swing	$-0.5 \text{ V}$ to $V_{DDEXT} + 0.5 \text{ V}$
I <sub>OH</sub> /I <sub>OL</sub> Current per Pin Group	55 mA (Max)
I <sub>OH</sub> /I <sub>OL</sub> Current per Individual Pin	25 mA (Max)
Storage Temperature Range	−65°C to +150°C
Junction Temperature While Biased (Non-Automotive Models)	+110°C
Junction Temperature While Biased (Automotive Models)	+115°C

<sup>&</sup>lt;sup>1</sup> Applies to 100% transient duty cycle. For other duty cycles see Table 15.

Table 15. Maximum Duty Cycle for Input Transient Voltage<sup>1</sup>

V <sub>IN</sub> Min (V) <sup>2</sup>	V <sub>IN</sub> Max (V) <sup>2</sup>	Maximum Duty Cycle <sup>3</sup>
-0.5	+3.8	100%
-0.7	+4.0	40%
-0.8	+4.1	25%
-0.9	+4.2	15%
-1.0	+4.3	10%

<sup>&</sup>lt;sup>1</sup> Applies to all signal pins with the exception of CLKIN, XTAL, EXT\_WAKE.

Table 14 specifies the maximum total source/sink ( $I_{OH}/I_{OL}$ ) current for a group of pins and for individual pins. Permanent damage can occur if this value is exceeded. To understand this specification, if pins PF0 and PF1 from Group 1 in Table 16 were sourcing or sinking 10 mA each, the total current for those pins would be 20 mA. This would allow up to 35 mA total that could be sourced or sunk by the remaining pins in the group without damaging the device. It should also be noted that the maximum source or sink current for an individual pin cannot exceed 25 mA. The list of all groups and their pins are shown in

Table 16. Note that the  $V_{OH}$  and  $V_{OL}$  specifications have separate per-pin maximum current requirements, see the Electrical Characteristics table.

Table 16. Total Current Pin Groups-VDDEXT Groups

Group	Pins in Group
1	PF0, PF1, PF2, PF3
2	PF4, PF5, PF6, PF7
3	PF8, PF9, PF10, PF11
4	PF12, PF13, PF14, PF15
5	PG3, PG2, PG1, PG0
6	PG7, PG6, PG5, PG4
7	PG11, PG10, PG9, PG8
8	PG15, PG14, PG13, PG12
9	TDI, TDO, EMU, TCK, TRST, TMS
10	BMODE2, BMODE1, BMODE0
11	EXT_WAKE, PG, RESET, NMI, PPI_CLK, EXTCLK
12	SDA, SCL, CLKIN, XTAL

### **ESD SENSITIVITY**



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $<sup>^2</sup>$  Applies only when  $V_{\rm DDEXT}$  is within specifications. When  $V_{\rm DDEXT}$  is outside specifications, the range is  $V_{\rm DDEXT}\pm0.2$  Volts.

<sup>&</sup>lt;sup>2</sup> The individual values cannot be combined for analysis of a single instance of overshoot or undershoot. The worst case observed value must fall within one of the voltages specified, and the total duration of the overshoot or undershoot (exceeding the 100% case) must be less than or equal to the corresponding duty cycle.

<sup>&</sup>lt;sup>3</sup> Duty cycle refers to the percentage of time the signal exceeds the value for the 100% case. The is equivalent to the measured duration of a single instance of overshoot or undershoot as a percentage of the period of occurrence.

### **PACKAGE INFORMATION**

The information presented in Figure 6 and Table 17 provides details about the package branding for the ADSP-BF592 processor. For a complete listing of product availability, see Ordering Guide on Page 43.



Figure 6. Product Information on Package

Table 17. Package Brand Information

Brand Key	Field Description
ADSP-BF592	Product Name
t	Temperature Range
рр	Package Type
Z	RoHS Compliant Designation
ccc	See Ordering Guide
VVVVV.X	Assembly Lot Code
n.n	Silicon Revision
#	RoHS Compliance Designator
yyww	Date Code

### TIMING SPECIFICATIONS

Specifications are subject to change without notice.

### **Clock and Reset Timing**

Table 18 and Figure 7 describe clock and reset operations. Per the CCLK and SCLK timing specifications in Table 8 to Table 10, combinations of CLKIN and clock multipliers must not select core/peripheral clocks in excess of the processor's instruction rate.

Table 18. Clock and Reset Timing

		V <sub>DE</sub>	V <sub>DDEXT</sub> 1.8 V Nominal		V <sub>DDEXT</sub> 2.5 V/3.3 V Nominal	
Parame	Parameter I		Max	Min	Max	Unit
Timing R	Requirements					
$f_{\text{CKIN}}$	CLKIN Period <sup>1, 2, 3, 4</sup>	12	50	12	50	MHz
$t_{CKINL}$	CLKIN Low Pulse <sup>1</sup>	10		10		ns
$t_{CKINH}$	CLKIN High Pulse <sup>1</sup>	10		10		ns
$t_{WRST}$	RESET Asserted Pulse Width Low <sup>5</sup>	$11 \times t_{CKIN}$		$11 \times t_{CKIN}$		ns
Switchin	g Characteristic					
t <sub>BUFDLAY</sub>	CLKIN to CLKBUF <sup>6</sup> Delay		11		10	ns

<sup>&</sup>lt;sup>1</sup> Applies to PLL bypass mode and PLL non bypass mode.

<sup>&</sup>lt;sup>6</sup> The ADSP-BF592 processor does not have a dedicated CLKBUF pin. Rather, the EXTCLK pin may be programmed to serve as CLKBUF or CLKOUT. This parameter applies when EXTCLK is programmed to output CLKBUF.




Figure 7. Clock and Reset Timing

<sup>&</sup>lt;sup>2</sup> Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed f<sub>VCO</sub>, f<sub>CCLK</sub>, and f<sub>SCLK</sub> settings discussed in Table 8 on Page 16 through Table 10 on Page 16.

 $<sup>^3</sup>$  The  $t_{\text{CKIN}}$  period (see Figure 7) equals 1/f\_{\text{CKIN}}.

 $<sup>^4</sup>$  If the DF bit in the PLL\_CTL register is set, the minimum  $f_{\text{CKIN}}$  specification is 24 MHz.

<sup>&</sup>lt;sup>5</sup> Applies after power-up sequence is complete. See Table 19 and Figure 8 for power-up reset timing.

## Table 19. Power-Up Reset Timing

Parameter		Min	Max	Unit
Timing Red	quirements			
t <sub>RST_IN_PWR</sub>	$\overline{RESET}$ Deasserted after the $V_{DDINT}, V_{DDEXT},$ and CLKIN Pins are Stable and within Specification	$3500 \times t_{CKIN}$		μs




Figure 8. Power-Up Reset Timing

### **Parallel Peripheral Interface Timing**

Table 20 and Figure 9 through Figure 13 describe parallel peripheral interface operations.

Table 20. Parallel Peripheral Interface Timing

		\	/ <sub>DDEXT</sub> = 1.8 V	V <sub>DDE</sub>	<sub>ext</sub> = 2.5 V/3.3 V	
Paramete	r	Min	Max	Min	Max	Unit
Timing Red	quirements					
$t_{PCLKW}$	PPI_CLK Width <sup>1</sup>	$t_{SCLK}-1.5$ $t_{S}$		t <sub>SCLK</sub> – 1.5	5	ns
$t_{PCLK}$	PPI_CLK Period <sup>1</sup>	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK}$	-1.5	ns
Timing Red	quirements—GP Input and Frame Capture Modes					
$t_{PSUD}$	External Frame Sync Startup Delay <sup>2</sup>	$4 \times t_{PCLK}$		$4 \times t_{PCLK}$		ns
t <sub>SFSPE</sub>	External Frame Sync Setup Before PPI_CLK (Nonsampling Edge for Rx, Sampling Edge for Tx)	6.7		6.7	6.7	
t <sub>HFSPE</sub>	External Frame Sync Hold After PPI_CLK	1.8		1.6		ns
t <sub>SDRPE</sub>	Receive Data Setup Before PPI_CLK	4.1		3.5		ns
t <sub>HDRPE</sub>	Receive Data Hold After PPI_CLK	2		1.6		ns
Switching	Characteristics—GP Output and Frame Capture Modes					
t <sub>DFSPE</sub>	Internal Frame Sync Delay After PPI_CLK		9.0		8.0	ns
t <sub>HOFSPE</sub>	Internal Frame Sync Hold After PPI_CLK	1.7		1.7		ns
t <sub>DDTPE</sub>	Transmit Data Delay After PPI_CLK		8.7		8.0	ns
t <sub>HDTPE</sub>	Transmit Data Hold After PPI_CLK	2.3		1.9		ns

 $<sup>^{1}</sup>$  PPI\_CLK frequency cannot exceed  $f_{SCLK}/2$ 

<sup>&</sup>lt;sup>2</sup> The PPI port is fully enabled 4 PPI clock cycles after the PAB write to the PPI port enable bit. Only after the PPI port is fully enabled are external frame syncs and data words guaranteed to be received correctly by the PPI peripheral.




Figure 9. PPI with External Frame Sync Timing




Figure 10. PPI GP Rx Mode with External Frame Sync Timing




Figure 11. PPI GP Tx Mode with External Frame Sync Timing




Figure 12. PPI GP Rx Mode with Internal Frame Sync Timing




Figure 13. PPI GP Tx Mode with Internal Frame Sync Timing

### **Serial Ports**

Table 21 through Table 25 and Figure 14 through Figure 18 describe serial port operations.

Table 21. Serial Ports—External Clock

			<sub>DDEXT</sub> Nominal		DDEXT BV Nominal	
Parameter		Min	Max	Min	Max	Unit
Timing Requi	rements					
$t_{SFSE}$	TFSx/RFSx Setup Before TSCLKx/RSCLKx <sup>1</sup>	3		3		ns
t <sub>HFSE</sub>	TFSx/RFSx Hold After TSCLKx/RSCLKx <sup>1</sup>	3		3		ns
t <sub>SDRE</sub>	Receive Data Setup Before RSCLKx <sup>1</sup>	3		3		ns
$t_{\text{HDRE}}$	Receive Data Hold After RSCLKx <sup>1</sup>	3.5		3		ns
t <sub>SCLKEW</sub>	TSCLKx/RSCLKx Width	4.5		4.5		ns
$t_{\text{SCLKE}}$	TSCLKx/RSCLKx Period	$2 \times t_{SCLK}$		$2 \times t_{SCLK}$		ns
t <sub>SUDTE</sub>	Start-Up Delay From SPORT Enable To First External TFSx <sup>2</sup>	$4 \times t_{TSCLKE}$		$4 \times t_{TSCLKE}$		ns
t <sub>SUDRE</sub>	Start-Up Delay From SPORT Enable To First External RFSx <sup>2</sup>	$4 \times t_{RSCLKE}$		$4 \times t_{RSCLKE}$		ns
Switching Ch	aracteristics					
t <sub>DFSE</sub>	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>3</sup>		10		10	ns
t <sub>HOFSE</sub>	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>1</sup>	0		0		ns
t <sub>DDTE</sub>	Transmit Data Delay After TSCLKx1		11		10	ns
t <sub>HDTE</sub>	Transmit Data Hold After TSCLKx <sup>1</sup>	0		0		ns

 $<sup>^{\</sup>rm 1}\,\mathrm{Referenced}$  to sample edge.

Table 22. Serial Ports—Internal Clock

		1.	V <sub>DDEXT</sub> 8V Nominal	2.5 V	V <sub>DDEXT</sub> /3.3 V Nominal	
Paramet	Parameter		Max	Min	Max	Unit
Timing Re	equirements					
t <sub>SFSI</sub>	TFSx/RFSx Setup Before TSCLKx/RSCLKx <sup>1</sup>	11.5		9.6		ns
t <sub>HFSI</sub>	TFSx/RFSx Hold After TSCLKx/RSCLKx <sup>1</sup>	-1.5		-1.5		ns
t <sub>SDRI</sub>	Receive Data Setup Before RSCLKx1	11.5		11.3		ns
$t_{\text{HDRI}}$	Receive Data Hold After RSCLKx <sup>1</sup>	-1.5		-1.5		ns
Switching	Characteristics					
$t_{\text{SCLKIW}}$	TSCLKx/RSCLKx Width	7		8		ns
t <sub>DFSI</sub>	TFSx/RFSx Delay After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>2</sup>		4		3	ns
t <sub>HOFSI</sub>	TFSx/RFSx Hold After TSCLKx/RSCLKx (Internally Generated TFSx/RFSx) <sup>1</sup>	-2		-2		ns
$t_{\text{DDTI}}$	Transmit Data Delay After TSCLKx1		4		3	ns
t <sub>HDTI</sub>	Transmit Data Hold After TSCLKx1	-1.8		-1.5		ns

<sup>&</sup>lt;sup>1</sup> Referenced to sample edge.

<sup>&</sup>lt;sup>2</sup> Verified in design but untested.

<sup>&</sup>lt;sup>3</sup> Referenced to drive edge.

<sup>&</sup>lt;sup>2</sup> Referenced to drive edge.




Figure 14. Serial Ports




Figure 15. Serial Port Start Up with External Clock and Frame Sync

Table 23. Serial Ports—Enable and Three-State

		V <sub>DDEXT</sub> 1.8 V Nominal		2.5 V	V <sub>DDEXT</sub> 2.5 V/3.3 V Nominal	
Parameter		Min	Max	Min	Max	Unit
Switching	Characteristics					
t <sub>DTENE</sub>	Data Enable Delay from External TSCLKx <sup>1</sup>	0		0		ns
t <sub>DDTTE</sub>	Data Disable Delay from External TSCLKx <sup>1</sup>		$t_{SCLK} + 1$		$t_{SCLK} + 1$	ns
t <sub>DTENI</sub>	Data Enable Delay from Internal TSCLKx <sup>1</sup>	-2		-2		ns
t <sub>DDTTI</sub>	Data Disable Delay from Internal TSCLKx1		$t_{SCLK} + 1$		t <sub>SCLK</sub> + 1	ns

 $<sup>^{\</sup>rm l}$  Referenced to drive edge.




Figure 16. Serial Ports — Enable and Three-State

Table 24. Serial Ports—External Late Frame Sync

		1	V <sub>DDEXT</sub>	2.5 V	V <sub>DDEXT</sub> /3.3 V Nominal	
Parameter		Min	Max	Min	Max	Unit
Switching C	haracteristics					
t <sub>DDTLFSE</sub>	Data Delay from Late External TFSx or External RFSx in multi-channel mode with MFD = $0^{1,2}$		12		10	ns
t <sub>DTENLFSE</sub>	Data Enable from External RFSx in multi-channel mode with $MFD = 0^{1,2}$	0		0		ns

 $<sup>^{\</sup>rm 1}$  When in multi-channel mode, TFSx enable and TFSx valid follow  $t_{\rm DTENLFSE}$  and  $t_{\rm DDTLFSE}$ 

 $<sup>^2</sup> If \ external \ RFSx/TFSx \ setup \ to \ RSCLKx/TSCLKx > t_{SCLKE}/2 \ then \ t_{DDTTE/I} \ and \ t_{DTENE/I} \ apply, \ otherwise \ t_{DDTLFSE} \ and \ t_{DTENLFSE} \ apply.$ 




Figure 17. Serial Ports — External Late Frame Sync

Table 25. Serial Ports—Gated Clock Mode

		1.8	V <sub>DDEXT</sub> 8 V Nominal	2.5 V/	V <sub>DDEXT</sub> /3.3 V Nominal	
Parameter	Parameter		Max	Min	Max	Unit
Timing Requ	uirements					
t <sub>SDRI</sub>	Receive Data Setup Before TSCLKx	11.3		8.7		ns
t <sub>HDRI</sub>	Receive Hold After TSCLKx	0		0		ns
Switching C	haracteristics					
t <sub>DDTI</sub>	Transmit Data Delay After TSCLKx		3		3	ns
t <sub>HDTI</sub>	Transmit Data Hold After TSCLKx	-1.8		-1.8		ns
t <sub>DFTSCLKCNV</sub>	First TSCLKx edge delay after TFSx/TMR1 Low	$0.5 \times t_{TSCLK}$	- 3	$0.5 \times t_{TSCLK}$	- 3	ns
t <sub>DCNVLTSCLK</sub>	TFSx/TMR1 High Delay After Last TSCLKx Edge	t <sub>TSCLK</sub> – 3		t <sub>TSCLK</sub> – 3		ns

### GATED CLOCK MODE DATA RECEIVE




Figure 18. Serial Ports Gated Clock Mode

## Serial Peripheral Interface (SPI) Port—Master Timing

Table 26 and Figure 19 describe SPI port master operations.

Table 26. Serial Peripheral Interface (SPI) Port—Master Timing

		1.8	V <sub>DDEXT</sub> BV Nominal	2.5 V	V <sub>DDEXT</sub> //3.3 V Nominal	
Paramete	Parameter		Max	Min	Max	Unit
Timing Red	quirements					
t <sub>SSPIDM</sub>	Data Input Valid to SCK Edge (Data Input Setup)	11.6		9.6		ns
t <sub>HSPIDM</sub>	SCK Sampling Edge to Data Input Invalid	-1.5		-1.5		ns
Switching	Characteristics					
t <sub>SDSCIM</sub>	SPI_SELx low to First SCK Edge	$2 \times t_{SCLK}$ –	1.5	$2 \times t_{SCLK}$	– 1.5	ns
t <sub>SPICHM</sub>	Serial Clock High Period	$2 \times t_{SCLK}$ –	1.5	$2 \times t_{SCLK}$	– 1.5	ns
t <sub>SPICLM</sub>	Serial Clock Low Period	$2 \times t_{SCLK}$ –	1.5	$2 \times t_{SCLK}$	– 1.5	ns
t <sub>SPICLK</sub>	Serial Clock Period	$4 \times t_{SCLK}$ –	1.5	$4 \times t_{SCLK}$	– 1.5	ns
$t_{\text{HDSM}}$	Last SCK Edge to SPI_SELx High	$2 \times t_{SCLK}$ –	- 2	$2 \times t_{SCLK}$	– 1.5	ns
t <sub>SPITDM</sub>	Sequential Transfer Delay	$2 \times t_{SCLK}$ –	1.5	$2 \times t_{SCLK}$	<b>- 1.5</b>	ns
t <sub>DDSPIDM</sub>	SCK Edge to Data Out Valid (Data Out Delay)	0	6	0	6	ns
t <sub>HDSPIDM</sub>	SCK Edge to Data Out Invalid (Data Out Hold)	-1		-1		ns




Figure 19. Serial Peripheral Interface (SPI) Port—Master Timing

## Serial Peripheral Interface (SPI) Port—Slave Timing

Table 27 and Figure 20 describe SPI port slave operations.

Table 27. Serial Peripheral Interface (SPI) Port—Slave Timing

		1	V <sub>DDEXT</sub>	V <sub>DDEXT</sub> 2.5 V/3.3 V Nominal		
Paramete	er	Min	Max	Min	Max	Unit
Timing Red	quirements					
t <sub>SPICHS</sub>	Serial Clock High Period	$2 \times t_{SCLK}$	<sub>3</sub> – 1.5	$2 \times t_{SCLK}$	<b>– 1.5</b>	ns
t <sub>SPICLS</sub>	Serial Clock Low Period	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK}$	<b>– 1.5</b>	ns
t <sub>SPICLK</sub>	Serial Clock Period	$4 \times t_{SCLK}$		$4 \times t_{SCLK}$		ns
$t_{HDS}$	Last SCK Edge to SPI_SS Not Asserted	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
$t_{\text{SPITDS}}$	Sequential Transfer Delay	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
$t_{\text{SDSCI}}$	SPI_SS Assertion to First SCK Edge	$2 \times t_{SCLK}$	<sub>z</sub> – 1.5	$2 \times t_{SCLK}$	<b>– 1.5</b>	ns
$t_{SSPID}$	Data Input Valid to SCK Edge (Data Input Setup)	1.6		1.6		ns
$t_{HSPID}$	SCK Sampling Edge to Data Input Invalid	2		1.6		ns
Switching	Characteristics					
$t_{DSOE}$	SPI_SS Assertion to Data Out Active	0	12	0	10.3	ns
t <sub>DSDHI</sub>	SPI_SS Deassertion to Data High Impedance	0	11	0	9	ns
t <sub>DDSPID</sub>	SCK Edge to Data Out Valid (Data Out Delay)		10		10	ns
t <sub>HDSPID</sub>	SCK Edge to Data Out Invalid (Data Out Hold)	0		0		ns




Figure 20. Serial Peripheral Interface (SPI) Port—Slave Timing

# Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing

The UART ports receive and transmit operations are described in the *ADSP-BF59x Hardware Reference Manual*.

### **General-Purpose Port Timing**

Table 28 and Figure 21 describe general-purpose port operations.

Table 28. General-Purpose Port Timing

		V <sub>DDEXT</sub> 1.8	V <sub>DDEXT</sub> 1.8 V/2.5 V/3.3 V Nominal		
Parameter		Min	Max	Unit	
Timing Requ	uirement				
$t_{WFI}$	General-Purpose Port Pin Input Pulse Width	t <sub>SCLK</sub> + 1		ns	
Switching Ci	haracteristics				
$t_{GPOD}$	General-Purpose Port Pin Output Delay from CLKOUT Low	0	11	ns	




Figure 21. General-Purpose Port Timing

### **Timer Cycle Timing**

Table 29 and Figure 22 describe timer expired operations. The input signal is asynchronous in "width capture mode" and "external clock mode" and has an absolute maximum input frequency of  $(f_{SCLK}/2)$  MHz.

Table 29. Timer Cycle Timing

		V <sub>DDEXT</sub> 1.8 V Nominal		V <sub>DDEXT</sub> 2.5 V/3.3 V Nominal		
Paramete	er	Min	Max	Min	Max	Unit
Timing Re	quirements					
$t_{WL}$	Timer Pulse Width Input Low (Measured In SCLK Cycles) <sup>1</sup>	$1 \times t_{SCLK}$		$1 \times t_{SCLK}$		ns
t <sub>WH</sub>	Timer Pulse Width Input High (Measured In SCLK Cycles) <sup>1</sup>	$1 \times t_{SCLK}$		$1 \times t_{SCLK}$		ns
$\mathbf{t}_{TIS}$	Timer Input Setup Time Before CLKOUT Low <sup>2</sup>	10		8		ns
t <sub>TIH</sub>	Timer Input Hold Time After CLKOUT Low <sup>2</sup>	-2		-2		ns
Switching	Characteristics					
t <sub>HTO</sub>	Timer Pulse Width Output (Measured In SCLK Cycles)	$1 \times t_{SCLK} - 2$	$(2^{32}-1)\times t_{SCLK}$	t <sub>SCLK</sub> – 1.5	$(2^{32}-1)\times t_{SCLK}$	ns
$t_{TOD}$	Timer Output Update Delay After CLKOUT High		6		6	ns

 $<sup>^1</sup>$ The minimum pulse widths apply for TMRx signals in width capture and external clock modes. They also apply to the PG0 or PPI\_CLK signals in PWM output mode.

<sup>&</sup>lt;sup>2</sup> Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize programmable flag inputs.




Figure 22. Timer Cycle Timing

## **Timer Clock Timing**

Table 30 and Figure 23 describe timer clock timing.

Table 30. Timer Clock Timing

		$V_{DDEXT} = 1.8 V$ $V_{DDEXT} = 2.5 V/3.3$		= 2.5V/3.3 V		
Parame	Parameter		Max	Min	Max	Unit
Switchin	Switching Characteristic					
t <sub>TODP</sub>	Timer Output Update Delay After PPI_CLK High		12.64		12.64	ns




Figure 23. Timer Clock Timing

## **JTAG Test And Emulation Port Timing**

Table 31 and Figure 24 describe JTAG port operations.

**Table 31. JTAG Port Timing** 

		1	V <sub>DDEXT</sub> .8V Nominal	2.5 V	V <sub>DDEXT</sub> //3.3 V Nominal	
Parameter		Min	Max	Min	Max	Unit
Timing Re	quirements					
$t_{TCK}$	TCK Period	20		20		ns
$t_{STAP}$	TDI, TMS Setup Before TCK High	4		4		ns
t <sub>HTAP</sub>	TDI, TMS Hold After TCK High	4		4		ns
t <sub>SSYS</sub>	System Inputs Setup Before TCK High <sup>1</sup>	4		5		ns
t <sub>HSYS</sub>	System Inputs Hold After TCK High <sup>1</sup>	5		5		ns
t <sub>TRSTW</sub>	TRST Pulse Width <sup>2</sup> (measured in TCK cycles)	4		4		TCK
Switching	Characteristics					
$t_{\text{DTDO}}$	TDO Delay from TCK Low		10		10	ns
t <sub>DSYS</sub>	System Outputs Delay After TCK Low <sup>3</sup>		13		13	ns

 $<sup>^1</sup>$  System inputs = SCL, SDA, PF15–0, PG15–0, PH2–0, TCK,  $\overline{\rm NMI}$ , BMODE3–0,  $\overline{\rm PG}$ .  $^2$  50 MHz maximum

 $<sup>^3</sup>$  System outputs = CLKOUT, SCL, SDA, PF15-0, PG15-0, PH2-0, TDO,  $\overline{EMU}$ , EXT\_WAKE.




Figure 24. JTAG Port Timing

### **OUTPUT DRIVE CURRENTS**

Figure 25 through Figure 33 show typical current-voltage characteristics for the output drivers of the ADSP-BF592 processor.

The curves represent the current drive capability of the output drivers. See Table 7 on Page 13 for information about which driver type corresponds to a particular pin.




Figure 25. Driver Type A Current (3.3V V<sub>DDEXT</sub>)




Figure 26. Drive Type A Current (2.5V V<sub>DDEXT</sub>)




Figure 27. Driver Type A Current (1.8V V<sub>DDEXT</sub>)




Figure 28. Driver Type B Current (3.3V  $V_{DDEXT}$ )




Figure 29. Driver Type B Current (2.5V V<sub>DDEXT</sub>)




Figure 30. Driver Type B Current (1.8V V<sub>DDEXT</sub>)




Figure 31. Driver Type C Current (3.3V V<sub>DDEXT</sub>)




Figure 32. Driver Type C Current (2.5V V<sub>DDEXT</sub>)




Figure 33. Driver Type C Current (1.8V V<sub>DDEXT</sub>)

### **TEST CONDITIONS**

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 34 shows the measurement point for ac measurements (except output enable/disable). The measurement point  $V_{\text{MEAS}}$  is  $V_{\text{DDEXT}}/2$  for  $V_{\text{DDEXT}}$  (nominal) = 1.8 V/2.5 V/3.3 V.



Figure 34. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

### **Output Enable Time Measurement**

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving.

The output enable time  $t_{\rm ENA}$  is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown on the right side of Figure 35.




Figure 35. Output Enable/Disable

The time  $t_{ENA\_MEASURED}$  is the interval from when the reference signal switches to when the output voltage reaches  $V_{TRIP}(high)$  or  $V_{TRIP}(low)$  and is shown below.

- $V_{DDEXT}$  (nominal) = 1.8 V,  $V_{TRIP}$  (high) is 1.05 V,  $V_{TRIP}$  (low) is 0.75 V
- $V_{DDEXT}$  (nominal) = 2.5 V,  $V_{TRIP}$  (high) is 1.5 V,  $V_{TRIP}$  (low) is 1.0 V
- $V_{DDEXT}$  (nominal) = 3.3 V,  $V_{TRIP}$  (high) is 1.9 V,  $V_{TRIP}$  (low) is 1.4 V

Time  $t_{TRIP}$  is the interval from when the output starts driving to when the output reaches the  $V_{TRIP}(high)$  or  $V_{TRIP}(low)$  trip voltage.

Time  $t_{ENA}$  is calculated as shown in the equation:

$$t_{ENA} = t_{ENA\_MEASURED} - t_{TRIP}$$

If multiple pins are enabled, the measurement value is that of the first lead to start driving.

### **Output Disable Time Measurement**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The output disable time  $t_{DIS}$  is the difference between  $t_{DIS\_MEASURED}$  and  $t_{DECAY}$  as shown on the left side of Figure 35.

$$t_{DIS} = t_{DIS\_MEASURED} - t_{DECAY}$$

The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load  $C_L$  and the load current  $I_L$ . This decay time can be approximated by the equation:

$$t_{DECAY} = (C_L \Delta V) / I_L$$

The time  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.25 V for  $V_{DDEXT}$  (nominal) = 2.5 V/3.3 V and 0.15 V for  $V_{DDEXT}$  (nominal) = 1.8V.


The time  $t_{DIS\_MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.

### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\rm DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the processor's output voltage and the input threshold for the device requiring the hold time.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\rm DECAY}$  plus the various output disable times as specified in the Timing Specifications on Page 21.

### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads of an average of 6 pF on all pins (see Figure 36).  $V_{LOAD}$  is equal to  $(V_{DDEXT})/2$ .



NOTES:

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSISTO REFELECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 36. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

The graphs of Figure 37 through Figure 42 show how output rise time varies with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.




Figure 37. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (1.8V V<sub>DDEXT</sub>)




Figure 38. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V  $V_{\rm DDEXT}$ )




Figure 39. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V  $V_{\rm DDEXT}$ )




Figure 40. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (1.8V  $V_{\rm DDEXT}$ )




Figure 41. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V  $V_{\rm DDEXT}$ )




Figure 42. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V  $V_{\rm DDEXT}$ )

### **ENVIRONMENTAL CONDITIONS**

To determine the junction temperature on the application printed circuit board use:

$$T_I = T_{CASE} + (\Psi_{IT} \times P_D)$$

where:

 $T_I$  = junction temperature (°C)

 $T_{CASE}$  = case temperature (°C) measured by customer at top center of package.

 $\Psi_{JT}$  = from Table 32

 $P_D$  = power dissipation (see Total Power Dissipation on Page 18 for the method to calculate  $P_D$ )

Table 32. Thermal Characteristics

Parameter	Condition	Typical	Unit
$q_{JA}$	0 linear m/s air flow	23.5	°C/W
$\theta_{JMA}$	1 linear m/s air flow	20.9	°C/W
$\theta_{JMA}$	2 linear m/s air flow	20.2	°C/W
$\Theta_{JB}$		11.2	°C/W
$\theta_{JC}$		9.5	°C/W
$\Psi_{\text{JT}}$	0 linear m/s air flow	0.21	°C/W
$\Psi_{\text{JT}}$	1 linear m/s air flow	0.36	°C/W
$\Psi_{ extsf{JT}}$	2 linear m/s air flow	0.43	°C/W

Values of  $\theta_{IA}$  are provided for package comparison and printed circuit board design considerations.  $\theta_{IA}$  can be used for a first order approximation of  $T_I$  by the equation:

$$T_I = T_A + (\theta_{IA} \times P_D)$$

where:

 $T_A$  = ambient temperature (°C)

Values of  $\theta_{\text{JC}}$  are provided for package comparison and printed circuit board design considerations when an external heat sink is required.

Values of  $\theta_{JB}$  are provided for package comparison and printed circuit board design considerations.

In Table 32, airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JESD51-8. The junction-to-case measurement complies with MIL-STD-883 (Method 1012.1). All measurements use a 2S2P JEDEC test board.

# **64-LEAD LFCSP LEAD ASSIGNMENT**

Table 33 lists the LFCSP leads by signal mnemonic. Table 34 lists the LFCSP by lead number.

Table 33. 64-Lead LFCSP Lead Assignment (Alphabetical by Signal)

Signal	Lead No.	Signal	Lead No.	Signal	Lead No.	Signal	Lead No.
BMODE0	29	PF7	7	PG6	38	TDO	23
BMODE1	28	PF8	10	PG7	39	TMS	21
BMODE2	27	PF9	11	PG8	42	TRST	20
EXTCLK/SCLK	57	PF10	12	PG9	43	$V_{DDEXT}$	3
CLKIN	61	PF11	13	PG10	44	$V_{DDEXT}$	14
EMU	19	PF12	15	PG11	45	$V_{DDEXT}$	25
EXT_WAKE	51	PF13	16	PG12	47	$V_{DDEXT}$	35
GND	30	PF14	17	PG13	48	$V_{DDEXT}$	46
NMI	54	PF15	18	PG14	49	$V_{DDEXT}$	58
PF0	63	PG	52	PG15	50	$V_{DDINT}$	8
PF1	64	PG0	31	PPI_CLK	56	$V_{DDINT}$	9
PF2	1	PG1	32	RESET	53	$V_{DDINT}$	26
PF3	2	PG2	33	SCL	60	$V_{DDINT}$	40
PF4	4	PG3	34	SDA	59	$V_{\text{DDINT}}$	41
PF5	5	PG4	36	тск	24	$V_{DDINT}$	55
PF6	6	PG5	37	TDI	22	XTAL	62
						GND*	65

<sup>\*</sup> Lead no. 65 is the GND supply (see Figure 43 and Figure 44) for the processor (6.2 mm  $\times$  6.2 mm); this pad **must** connect to GND.

Table 34. 64-Lead LFCSP Lead Assignment (Numerical by Lead Number)

Lead No.	Signal						
1	PF2	17	PF14	33	PG2	49	PG14
2	PF3	18	PF15	34	PG3	50	PG15
3	$V_{DDEXT}$	19	<b>EMU</b>	35	$V_{DDEXT}$	51	EXT_WAKE
4	PF4	20	TRST	36	PG4	52	PG
5	PF5	21	TMS	37	PG5	53	RESET
6	PF6	22	TDI	38	PG6	54	NMI
7	PF7	23	TDO	39	PG7	55	$V_{DDINT}$
8	$V_{DDINT}$	24	TCK	40	$V_{DDINT}$	56	PPI_CLK
9	$V_{DDINT}$	25	$V_{DDEXT}$	41	$V_{DDINT}$	57	EXTCLK/SCLK
10	PF8	26	$V_{DDINT}$	42	PG8	58	$V_{DDEXT}$
11	PF9	27	BMODE2	43	PG9	59	SDA
12	PF10	28	BMODE1	44	PG10	60	SCL
13	PF11	29	BMODE0	45	PG11	61	CLKIN
14	$V_{DDEXT}$	30	GND	46	$V_{DDEXT}$	62	XTAL
15	PF12	31	PG0	47	PG12	63	PF0
16	PF13	32	PG1	48	PG13	64	PF1
						65	GND*

<sup>\*</sup> Pin no. 65 is the GND supply (see Figure 43 and Figure 44) for the processor (6.2 mm  $\times$  6.2 mm); this pad **must** connect to GND.

Figure 43 shows the top view of the LFCSP lead configuration. Figure 44 shows the bottom view of the LFCSP lead configuration.




Figure 43. 64-Lead LFCSP Lead Configuration (Top View)





Figure 44. 64-Lead LFCSP Lead Configuration (Bottom View)

# **OUTLINE DIMENSIONS**

Dimensions in Figure 45 are shown in millimeters.



COMPLIANT TO JEDEC STANDARDS MO-220-VMMD-4

Figure 45. 64-Lead Lead Frame Chip Scale Package [LFCSP\_VQ¹]

Very Thin Quad (CP-64-4)

Dimensions shown in millimeters

 $<sup>^{\</sup>rm 1}$  For information relating to the CP-64-4 package's exposed pad, see the table endnotes on Page 40.

#### **AUTOMOTIVE PRODUCTS**

The ADSP-BF592 is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models and designers should review the product specifications section of this data

sheet carefully. Only the automotive grade products shown in Table 35 are available for use in automotive applications. Contact your local ADI account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

**Table 35. Automotive Products** 

		Instruction Rate (Max)		Package Option
ADBF592WYCPZxx	–40°C to +105°C	400 MHz	64-Lead LFCSP	CP-64-4

 $<sup>^{1}</sup>$  Z = RoHS compliant part.

#### **ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range <sup>3</sup>	Instruction Rate (Max)	Package Description	Package Option
ADSP-BF592KCPZ-2	0°C to +70°C	200 MHz	64-Lead LFCSP	CP-64-4
ADSP-BF592KCPZ	0°C to +70°C	400 MHz	64-Lead LFCSP	CP-64-4
ADSP-BF592BCPZ	-40°C to +85°C	400 MHz	64-Lead LFCSP	CP-64-4

 $<sup>^{1}</sup>$  Z = RoHS compliant part.

<sup>&</sup>lt;sup>2</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions on Page 15 for junction temperature (T<sub>j</sub>) specification, which is the only temperature specification.

<sup>&</sup>lt;sup>2</sup> Available with a wide variety of audio algorithm combinations sold as part of a chipset and bundled with necessary software. For a complete list, visit our website at www.analog.com/Blackfin.

<sup>&</sup>lt;sup>3</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions on Page 15 for junction temperature (T<sub>J</sub>) specification, which is the only temperature specification.





Мы молодая и активно развивающаяся компания в области поставок электронных компонентов. Мы поставляем электронные компоненты отечественного и импортного производства напрямую от производителей и с крупнейших складов мира.

Благодаря сотрудничеству с мировыми поставщиками мы осуществляем комплексные и плановые поставки широчайшего спектра электронных компонентов.

Собственная эффективная логистика и склад в обеспечивает надежную поставку продукции в точно указанные сроки по всей России.

Мы осуществляем техническую поддержку нашим клиентам и предпродажную проверку качества продукции. На все поставляемые продукты мы предоставляем гарантию.

Осуществляем поставки продукции под контролем ВП МО РФ на предприятия военно-промышленного комплекса России, а также работаем в рамках 275 ФЗ с открытием отдельных счетов в уполномоченном банке. Система менеджмента качества компании соответствует требованиям ГОСТ ISO 9001.

Минимальные сроки поставки, гибкие цены, неограниченный ассортимент и индивидуальный подход к клиентам являются основой для выстраивания долгосрочного и эффективного сотрудничества с предприятиями радиоэлектронной промышленности, предприятиями ВПК и научноисследовательскими институтами России.

С нами вы становитесь еще успешнее!

#### Наши контакты:

Телефон: +7 812 627 14 35

Электронная почта: sales@st-electron.ru

Адрес: 198099, Санкт-Петербург,

Промышленная ул, дом № 19, литера Н,

помещение 100-Н Офис 331